Variable latency pipelined floating-point adder

被引：0
|
作者：
Oberman, Stuart F.
Flynn, Michael J.
机构：
来源：
Lecture Notes in Computer Science | / 1124卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Design of a fully pipelined single-precision floating-point unit
    Li, Zhaolin
    Zhang, Xinyue
    Li, Gongqiong
    Zhou, Runde
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 60 - 63
  • [42] Low power techniques on a high speed floating-point adder design
    Zhang, Ge
    Huang, Kun
    Shen, Haihua
    Zhang, Feng
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATION TECHNOLOGY, PROCEEDINGS, 2007, : 241 - +
  • [43] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
    Ghosh, Somsubhra
    Bhattacharyya, Prarthana
    Dutta, Arka
    7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
  • [44] CLA based Floating-point adder suitable for chaotic generators on FPGA
    Hassan, Hossam S.
    Ismail, Samar M.
    2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 299 - 302
  • [45] How to half the latency of IEEE compliant floating-point multiplication
    Seidel, PM
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 329 - 332
  • [46] Floating-point fused multiply-add with reduced latency
    Lang, T
    Bruguera, JD
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 145 - 150
  • [47] Floating-point multiply-add-fused with reduced latency
    Lang, T
    Bruguera, JD
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (08) : 988 - 1003
  • [48] Low Latency Floating-Point Division and Square Root Unit
    Bruguera, Javier D.
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (02) : 274 - 287
  • [49] Advanced components in the variable precision floating-point library
    Wang, Xiaojun
    Braganza, Sherman
    Leeser, Miriam
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 249 - +
  • [50] A floating-point ADC with variable gain pipeline stages
    Kosonen, PJ
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 36 (03) : 259 - 261
12345