Variable latency pipelined floating-point adder

被引：0
|
作者：
Oberman, Stuart F.
Flynn, Michael J.
机构：
来源：
Lecture Notes in Computer Science | / 1124卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Reduced latency IEEE floating-point standard adder architectures
    Beaumont-Smith, A
    Burgess, N
    Lefrere, S
    Lim, CC
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 35 - 42
  • [2] Reduced latency IEEE floating-point standard adder architectures
    Beaumont-Smith, A.
    Burgess, N.
    Lefrere, S.
    Lim, C.C.
    Proceedings - Symposium on Computer Arithmetic, 1999, : 35 - 42
  • [3] Tunable Floating-Point Adder
    Nannarelli, Alberto
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (10) : 1553 - 1560
  • [4] An IEEE compliant floating-point adder that conforms with the pipelined packet-forwarding paradigm
    Nielsen, AM
    Matula, DW
    Lyu, CN
    Even, G
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (01) : 33 - 47
  • [5] A CAD tool for scalable, variable architecture floating-point adder generator
    Al-Khalili, A. J.
    2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 74 - 79
  • [6] A study on the floating-point adder in FPGAs
    Malik, Ali
    Ko, Seok-Bum
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 1591 - +
  • [7] A Redundant Decimal Floating-Point Adder
    Yehia, Karim
    Fahmy, Hossam A. H.
    Hassan, Mahmoud
    2010 CONFERENCE RECORD OF THE FORTY FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2010, : 1144 - 1147
  • [8] Low-Latency VLSI Architecture of a 3-Input Floating-Point Adder
    Guntoro, Andre
    Glesner, Manfred
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 180 - 183
  • [9] A Latency-Effective Pipelined Divider for Double-Precision Floating-Point Numbers
    Yun, Juwon
    Lee, Jinyoung
    Chung, Woo-Nam
    Kim, Cheong Ghil
    Park, Woo-Chan
    IEEE ACCESS, 2020, 8 : 165740 - 165747
  • [10] Fast HUB Floating-Point Adder for FPGA
    Villalba, Julio
    Hormigo, Javier
    Gonzalez-Navarro, Sonia
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 1028 - 1032
12345