ADVANCES IN CMOS AND ECL PROCESS TECHNOLOGY YIELD POWERHOUSE ICs.

被引：0

作者：

Marrin, Ken ^{[1
]}

机构：

[1] Computer Design, Littleton, MA, USA, Computer Design, Littleton, MA, USA

来源：

Electronic Systems Technology and Design/Computer Design's | 1986年 / 25卷 / 22期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：81 / 90

共 50 条

[1] ADVANCES IN CMOS AND ECL PROCESS TECHNOLOGY YIELD POWERHOUSE ICS
MARRIN, K
COMPUTER DESIGN, 1986, 25 (22): : 81 - 90
[2] CMOS ICs.
Twaddell, William
EDN, 1981, 26 (13) : 88 - 99
[3] LINEAR CMOS ICs.
Twaddell, William
EDN, 1984, 29 (20) : 144 - 154
[4] CMOS VLSI SETS THE DIRECTION FOR NEW ICS.
Wilson, Ron
Electronic Systems Technology and Design/Computer Design's, 1987, 26 (22): : 79 - 82
[5] PREVENTING LATCH-UP IN CMOS LOGIC ICs.
Nelmes, Guy
New Electronics, 1987, 20 (02): : 65 - 66
[6] MODERN BIPOLAR TECHNOLOGY FOR HIGH - PERFORMANCE ICs.
Murrmann, Helmuth
Siemens Forschungs- und Entwicklungsberichte/Siemens Research and Development Reports, 1976, 5 (06): : 353 - 359
[7] MEMORY ICS - PROCESS ADVANCES YIELD GIGABIT MEMORIES
BURSKY, D
ELECTRONIC DESIGN, 1995, 43 (25) : 78 - &
[8] Yield analysis of CMOS ICs
Schmitt-Landsiedel, D
SOLID STATE PHENOMENA, 1997, 57-8 : 327 - 336
[9] LIMITATION OF SHORT-CHANNEL-LENGTH N + -POLYSILICON-GATE CMOS ICs.
Hsu, S.T.
R.C.A. Review, 1985, 46 (02): : 153 - 162
[10] InGaAs MOSFETs for CMOS: Recent Advances in Process Technology
del Alamo, J. A.
Antoniadis, D.
Guo, A.
Kim, D. -H.
Kim, T. -W.
Lin, J.
Lu, W.
Vardi, A.
Zhao, X.
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,