12-bit 1-msample/s capacitor error-averaging pipelined a/d converter

被引：0
|
作者：
Song, Bang-Sup [1 ]
Tompsett, Michael F. [1 ]
Lakshmikumar, Kadaba R. [1 ]
机构：
[1] Univ of Illinois, Urbana, IL, USA
来源：
IEEE Journal of Solid-State Circuits | 1988年 / 23卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Data Conversion, Analog to Digital
引用
收藏
页码：1324 / 1333
相关论文
共 50 条
  • [1] A 12-BIT 1-MSAMPLE/S CAPACITOR ERROR-AVERAGING PIPELINED A/D CONVERTER
    SONG, BS
    TOMPSETT, MF
    LAKSHMIKUMAR, KR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) : 1324 - 1333
  • [2] A 12-bit 1-Msample/s Pipelined Analog-to-Digital Converter
    Yadav, Ashutosh
    Tripathi, Rahul Kumar
    Srivastava, Rajesh Kumar
    Rana, Parveen
    Jatana, H. S.
    Roy, J. N.
    JOURNAL OF SPACECRAFT TECHNOLOGY, 2009, 19 (01): : 9 - 17
  • [3] A 12-bit 3.7-MSample/s pipelined A/D Converter based on the novel capacitor mismatch calibration technique
    Wang, Shuaiqi
    Li, Fule
    Inoue, Yasuaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (09) : 2465 - 2474
  • [4] Inherently linear capacitor error-averaging techniques for pipelined A/D conversion
    Chiu, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (03): : 229 - 232
  • [5] A digital error-averaging technique for pipelined A/D conversion
    Rombouts, P
    Weyten, L
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (09): : 1321 - 1323
  • [6] A CMOS 12-bit 4MHz pipelined A/D converter with commutative feedback capacitor
    Yang, J
    Lee, HS
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 427 - 430
  • [7] A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration
    Grace, CR
    Hurst, PJ
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1038 - 1046
  • [8] A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration
    Wang, XY
    Hurst, PJ
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 1799 - 1808
  • [9] Design and realization of a modular 200 MSample/s 12-bit pipelined A/D converter block using deep-submicron digital CMOS technology
    Toprak, Z
    Leblebici, Y
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 841 - 844
  • [10] A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter
    Opris, IE
    Lewicki, LD
    Wong, BC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 1898 - 1903
12345