ARCHITECTURE OF THE SPS-1000 SUPERFAST FFT PROCESSOR.

被引：0
|
作者：
Fisher, Joseph R.
机构：
来源：
Conference Record - Electro | 1980年
关键词：
Computer architecture - MATHEMATICAL TRANSFORMATIONS - Fast Fourier Transforms;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new FFT Processor called the SPS-1000 was developed which is similar to the pipelined FFT Processor architecture, but permitting parallel as well as cascaded processing elements. Using a set of standard building-block modules, including a butterfly module, storage module and several supporting module types, FFT processors and convolvers with throughput rates in excess of 13 MHz can be configured. SPS-1000 modules are byte sliced so that SPS-1000 systems with arithmetic word lengths of 8, 16, 24 and 32 bits can be provided to suit the dynamic range requirements of the application.
引用
收藏
相关论文
共 46 条
  • [41] An Efficient FPGA Architecture for Reconfigurable FFT Processor Incorporating an Integration of an Improved CORDIC and Radix-2r Algorithm
    M. S. Kavitha
    P. Rangarajan
    [J]. Circuits, Systems, and Signal Processing, 2020, 39 : 5801 - 5829
  • [42] An Evaluation of High-Throughput Scalable Radix-4 FFT Processor Architecture Using Fixed-Point Arithmetic
    Kawabata, Tomotaka
    Tsutsui, Hiroshi
    [J]. 2020 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2020, : 114 - 117
  • [43] A multi-radix FFT processor using Pipeline in Memory-based Architecture (PIMA) for DVB-T/H systems
    Chen, K. H.
    Li, Y. S.
    [J]. MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 549 - 553
  • [44] A low-power VLSI architecture for a shared-memory FFT processor with a mixed-radix algorithm and a simple memory control scheme
    Lee, Shuenn-Yuh
    Chen, Chia-Chyang
    Lee, Chyh-Chyang
    Cheng, Chih-Jen
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 157 - +
  • [45] Design and implementation of 1-D and 2-D mixed architecture FFT processor in heterogeneous multi-core SoC based on FPGA
    Zhang, Duo-li
    Huang, Lu
    Song, Yu-kun
    Du, Gao-ming
    [J]. International Journal of Control and Automation, 2014, 7 (06): : 177 - 188
  • [46] A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network
    Shi, Cong
    Yang, Jie
    Han, Ye
    Cao, Zhongxiang
    Qin, Qi
    Liu, Liyuan
    Wu, Nan-Jian
    Wang, Zhihua
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (09) : 2067 - 2082
12345