Influence of the structure of the processor-memory-interconnection-system on the effiency of multiprocessor systems: The simulation approach

被引：0

作者：

Both, R. ^{[1
]}

机构：

[1] Bereich Datenverarbeitung, Werk für Systeme, Siemens AG, München, Germany

来源：

IT - Information Technology | 1981年 / 23卷 / 1-6期

关键词：

Compendex;

D O I：

10.1524/itit.1981.23.16.107

中图分类号：

学科分类号：

摘要：

引用

页码：107 / 115

共 50 条

[21] Asynchronous protocol for virtual factory simulation on shared memory multiprocessor systems
Gan, B.-P.
Turner, S.J.
2000, Stockton Press, Basingstoke, United Kingdom (51)
[22] An asynchronous protocol for virtual factory simulation on shared memory multiprocessor systems
Gan, BP
Turner, SJ
JOURNAL OF THE OPERATIONAL RESEARCH SOCIETY, 2000, 51 (04) : 413 - 422
[23] Parallel Simulation Methods of Heteroepitaxial Growth on Multiprocessor Systems with Shared Memory
K. V. Pavskii
A. L. Revun
S. A. Rudin
E. N. Peryshkova
M. G. Kurnosov
Optoelectronics, Instrumentation and Data Processing, 2024, 60 (4) : 549 - 557
[24] A simulation-based method for the verification of shared memory in multiprocessor systems
Taylor, S
Ramey, C
Barner, C
Asher, D
ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 10 - 17
[25] Computation scheduling in multiprocessor real-time automatic control systems with constrained processor memory
D. S. Guz
M. G. Furugyan
Automation and Remote Control, 2005, 66 : 295 - 303
[26] Computation scheduling in multiprocessor real-time automatic control systems with constrained processor memory
Guz, DS
Furugyan, MG
AUTOMATION AND REMOTE CONTROL, 2005, 66 (02) : 295 - 303
[27] THROUGHPUT ANALYSIS OF THE MAIN MEMORY AND THE MEMORY SYSTEM INTERFACE IN MULTIPROCESSOR COMPUTING SYSTEMS
BOGUSLAVSKII, LB
IGNATUSHCHENKO, VV
AUTOMATION AND REMOTE CONTROL, 1985, 46 (01) : 133 - 142
[28] ARCHITECTURE OF SYSTEMS-ORIENTED COMPUTERS .3. COMMUNICATION PROCESSOR IN MULTIPROCESSOR SYSTEM
GUIBOUDRIBAUD, S
OTRAGE, C
SMIT, H
REVUE FRANCAISE D AUTOMATIQUE INFORMATIQUE RECHERCHE OPERATIONNELLE, 1976, 10 (05): : 77 - 88
[29] Method of simulation the asymmetric memory access for solving synchronization problems in multiprocessor systems
Gavrilov V.S.
Kazennov G.G.
Russian Microelectronics, 2014, 43 (7) : 496 - 500
[30] Evaluation of memory latency in cluster-based cache-coherent multiprocessor systems with different interconnection topologies
Mahgoub, I
Yousif, M
Asaduzzaman, A
COMPUTERS & ELECTRICAL ENGINEERING, 2000, 26 (3-4) : 207 - 220

← 1 2 3 4 5 →