Influence of the structure of the processor-memory-interconnection-system on the effiency of multiprocessor systems: The simulation approach

被引：0

作者：

Both, R. ^{[1
]}

机构：

[1] Bereich Datenverarbeitung, Werk für Systeme, Siemens AG, München, Germany

来源：

IT - Information Technology | 1981年 / 23卷 / 1-6期

关键词：

Compendex;

D O I：

10.1524/itit.1981.23.16.107

中图分类号：

学科分类号：

摘要：

引用

页码：107 / 115

共 50 条

[1] Influence of the Structure of the Processor-memory-interconnection System on the Efficiency of Multiprocessor Systems - Investigations with the Aid of Simulation.
Both, R.
Elektronische Rechenanlagen mit Computer Praxis, 1981, 23 (03): : 107 - 115
[2] PROCESSOR-MEMORY INTERCONNECTION ISSUES FOR MULTIPROCESSOR SYSTEMS
CHAN, H
STOURAITIS, T
TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 12 - 16
[3] OVERLAPPING CONNECTIVITY INTERCONNECTION NETWORKS FOR SHARED MEMORY MULTIPROCESSOR SYSTEMS
WILKINSON, B
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1992, 15 (01) : 49 - 61
[4] A STUDY ON PROCESSOR-MEMORY INTERCONNECTION IN MULTIMICROPROCESSOR SYSTEMS
MARSAN, MA
CONTE, G
DELCORSO, D
GREGORETTI, F
ALTA FREQUENZA, 1981, 50 (03): : 122 - 130
[5] Multistage interconnection networks in multiprocessor systems. A simulation study
Lopez De Buen, Victor
Questiio, 1987, 11 (03): : 73 - 86
[6] ANALYSIS OF THE OVERLAPPING PROCESSOR AND MEMORY OPERATIONS IN MULTIPROCESSOR SYSTEMS.
Sokol, Yu.M.
Automatic Control and Computer Sciences, 1981, 15 (05) : 5 - 12
[7] Processor failures in a shared-memory multiprocessor system with resequencing
Karatza, HD
Hilzer, RC
PROCEEDINGS OF THE HIGH PERFORMANCE COMPUTING SYMPOSIUM - HPC '99, 1999, : 243 - 248
[8] EVALUATION OF CACHE MEMORY, STORE BUFFERS AND MEMORY INTERLEAVING ON SINGLE PROCESSOR SYSTEMS AND THEIR APPLICATIONS TO MULTIPROCESSOR SYSTEM ENVIRONMENTS
SAITO, M
NEC RESEARCH & DEVELOPMENT, 1981, (62): : 65 - 77
[9] Shortcut interconnection: New Multistage Interconnection Network for the locality of reference in shared memory multiprocessor system
Choi, CH
Kim, SC
SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 216 - 224
[10] Performance of hierarchical processor scheduling in shared-memory multiprocessor systems
Dandamudi, SP
Ayachi, S
IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (11) : 1202 - 1213

← 1 2 3 4 5 →