8-bit low-power ADC array for CMOS image sensors

被引：0
|
作者：
Tanner, Steve [1 ]
Heubi, Alexandre [1 ]
Ansorge, Michael [1 ]
Pellandini, Fausto [1 ]
机构：
[1] Univ of Neuchatel, Neuchatel, Switzerland
来源：
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems | 1998年 / 1卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：147 / 150
相关论文
共 50 条
  • [31] 8-Bit High Speed, Power Efficient SAR ADC Designed in 90 nm CMOS Technology
    Singh, Vijay Pratap
    Sharma, Gaurav Kumar
    Shukla, Aasheesh
    2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
  • [32] A 50MS/s low-power 8-bit dynamic voltage comparator in 0.18μm CMOS process
    Osipov, D.
    2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 439 - 442
  • [33] Design of Low-Power 3-Bit CMOS Flash ADC for Aerospace Applications
    Nidhi, N.
    Kumari, M.
    Prasad, D.
    Pandey, A.
    Solanki, S. S.
    Kumar, A.
    Thakur, K. K.
    Nath, V.
    PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATION SYSTEMS, MCCS 2018, 2019, 556 : 585 - 594
  • [34] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
    Zhangming Zhu
    Qiyu Wang
    Yu Xiao
    Xiaoli Song
    Yintang Yang
    Analog Integrated Circuits and Signal Processing, 2013, 76 : 129 - 137
  • [35] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
    Zhu, Zhangming
    Wang, Qiyu
    Xiao, Yu
    Song, Xiaoli
    Yang, Yintang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 129 - 137
  • [36] A low input, low-power dissipation CMOS ADC
    Wang, Biye
    He, Lili
    Jones, Morris
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 383 - +
  • [37] CMOS latch bit-cell array for low-power SRAM design
    Chung, Yeonbae
    Cheng, Weijie
    IEICE ELECTRONICS EXPRESS, 2010, 7 (15): : 1145 - 1151
  • [38] A CMOS 8-bit two-step A/D converter with low power consumption
    Li, XJ
    Yang, YT
    Zhu, ZM
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 44 - 47
  • [39] Low Power 8-bit 200MSPS Time-Interleaved Pipelined ADC
    Song Jinghui
    Wang Zongmin
    Zhang Zhuo
    Zhou Liang
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL II, 2011, : 766 - 771
  • [40] A low power 8-bit Asynchronous SAR ADC Design using Charge Scaling DAC
    Bekal, Anush
    Goswami, Manish
    Singh, B. R.
    Pal, D.
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 219 - 223
12345