Automatic synthesis of asynchronous circuits from high-level specifications

被引：0
|
作者：
机构：
[1] Meng, Teresa H.-Y.
[2] Brodersen, Robert W.
[3] Messerschmitt, David G.
来源：
Meng, Teresa H.-Y. | 1600年 / 08期
关键词：
Asynchronous Circuits - Interconnected Circuits - Signal Transition Graphs;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Synthesis of Processor Instruction Sets from High-Level ISA Specifications
    Mokhov, Andrey
    Iliasov, Alexei
    Sokolov, Danil
    Rykunov, Maxim
    Yakovlev, Alex
    Romanovsky, Alexander
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (06) : 1551 - 1565
  • [22] From High-Level Synthesis to Bundled-Data Circuits
    Decoudu, Yoan
    Simatic, Jean
    Morin-Allory, Katell
    Fesquet, Laurent
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2020, 2020, 12471 : 200 - 212
  • [23] High-level specifications: Lessons from industry
    Batson, B
    Lamport, L
    FORMAL METHODS FOR COMPONENTS AND OBJECTS, 2003, 2852 : 242 - 261
  • [24] High Level Synthesis of Asynchronous Circuits from Data Flow Graphs
    van Leuken, Rene
    van Leeuwen, Tom
    Arriens, Huib Lincklaen
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 317 - 330
  • [25] Automatic generation of verifiable cache coherence simulation models from high-level specifications
    Field, AJ
    Harrison, PG
    Kanani, K
    PROCEEDINGS OF THE 4TH AUSTRALASIAN THEORY SYMPOSIUM, CATS'98, 1998, 20 (03): : 261 - 275
  • [26] Towards High-Level Synthesis of Quantum Circuits
    Lu, Chao
    Pilato, Christian
    Basu, Kanad
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [27] A High-Level Design Flow for Locally Body Biased Asynchronous Circuits
    Decoudu, Yoan
    Morin-Allory, Katell
    Fesquet, Laurent
    PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 102 - 107
  • [28] AUTOMATED TECHNIQUE FOR HIGH-LEVEL CIRCUIT SYNTHESIS FROM TEMPORAL LOGIC SPECIFICATIONS
    DOWSING, R
    ELLIOTT, R
    MARSHALL, I
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (03): : 145 - 152
  • [29] Generating layout designs from high-level specifications
    Wang, Xiao-Yu
    Zhang, Kang
    AUTOMATION IN CONSTRUCTION, 2020, 119
  • [30] Behavior construction and refinement from high-level specifications
    Martignoni, AJ
    Smart, WD
    MOBILE ROBOTS XVII, 2004, 5609 : 289 - 297
12345