CONTENT ADDRESSABLE MEMORY CIRCUIT USING JOSEPHSON JUNCTIONS.

A content-addressable memory circuit using Josephson NDRO memory cells, which include a novel Josephson multiresponse resolver, is described. The memory circuit performs the searching functions such as coincidence, incoincidence and don't-care function, in addition to the conventional functions of writing and reading. Simulation results show that the cycle time of memory operation is 60 ps, power dissipation is 0. 28 mu W/cell and the cycle time of the multi-response resolver operation is 153 ps.