共 50 条
- [22] MULTIPROCESSOR SYSTEMS POWER DEMAND FOR DUAL-PORT SRAMS COMPUTER DESIGN, 1986, 25 (11): : 23 - 24
- [25] CMOS Buffer Design Approach for Low power and Lower delay SRAM Design 1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 481 - 488
- [26] LOW-COST, DUAL-PORT RAM DESIGN DELIVERS HIGH-PERFORMANCE EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1985, 30 (02): : 155 - &
- [27] Design of dual controller communication interface based on dual-port RAM Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2008, 29 (SUPPL. 2): : 127 - 129
- [28] A Novel Area-Efficient and Full Current-Mode Dual-Port SRAM 2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1212 - 1215
- [29] The design of low-power CMOS pipelined-burst SRAM 2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 241 - 244
- [30] Testing Methods for a Write-Assist Disturbance-Free Dual-Port SRAM 2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,