APPLICATION FOR SIT FOR LOGIC LSI.

被引：0
|
作者：
Mochida, Yasunori [1 ]
Nonaka, Terumoto [1 ]
机构：
[1] Nippon Gakki Co, R&D Lab,, Hammatsu, Jpn, Nippon Gakki Co, R&D Lab, Hammatsu, Jpn
来源：
Japan Annual Reviews in Electronics, Computers & Telecommunications | 1982年 / 1卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
18
引用
收藏
页码：249 / 257
相关论文
共 50 条
  • [31] SIT、MOS兼容型工艺和运算LSI
    西泽润一
    持田康典
    野中照元
    谢世健
    电子器件, 1983, (04) : 78 - 87
  • [32] Logic simulation engine for LSI verification
    Tanaka, Toshiaki
    Minakawa, Tatsuya
    Kurosaka, Hitoshi
    Isobe, Katsuyoshi
    Mochizuki, Shuji
    Nomizu, Nobuyoshi
    Okayama, Yuryo
    Sasaki, Satoshi
    NEC Research and Development, 1990, (97): : 26 - 34
  • [33] LOGIC DESIGN STRUCTURE FOR LSI TESTABILITY
    EICHELBERGER, EB
    WILLIAMS, TW
    JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (02): : 165 - 178
  • [34] A LOGIC SIMULATION ENGINE FOR LSI VERIFICATION
    TANAKA, T
    MINAKAWA, T
    KUROSAKA, H
    ISOBE, K
    MOCHIZUKI, S
    NOMIZU, N
    OKAYAMA, Y
    SASAKI, S
    NEC RESEARCH & DEVELOPMENT, 1990, (97): : 26 - 34
  • [35] LSI Logic creates new division
    Weiss, R
    COMPUTER DESIGN, 1996, 35 (05): : 28 - 28
  • [36] NUMBER OF WIRING LAYERS FOR LSI LOGIC
    OKABE, T
    HAYASAKA, A
    SATO, K
    TANIGUCHI, K
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1973, 56 (05): : 115 - 120
  • [37] LOGIC ANALYZERS CONQUER LSI COMPLEXITY
    BROCK, G
    COMPUTER DESIGN, 1981, 20 (01): : 125 - 129
  • [38] CURRENT HOGGING LOGIC (CHL) - NEW BIPOLAR LOGIC FOR LSI
    LEHNING, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) : 228 - 233
  • [39] EXPERIMENTAL DELAY TEST GENERATOR FOR LSI LOGIC
    LESSER, JD
    SHEDLETSKY, JJ
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (03) : 235 - 248
  • [40] MICROPROGRAMMING HELPS CHECK LSI RAMS AND LOGIC
    EUGENE, PJ
    ELECTRONICS, 1980, 53 (26): : 137 - 141
12345