共 50 条
- [22] VLSI DESIGN OF CLUSTERING ANALYZER USING SYSTOLIC ARRAYS IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 185 - 192
- [26] FFT COMPUTATION WITH SYSTOLIC ARRAYS, A NEW ARCHITECTURE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (04): : 278 - 284
- [28] Discovery through computation. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2003, 225 : U756 - U756
- [29] Multithreaded systolic computation: A novel approach to performance enhancement of systolic arrays Sernec, R., 2001, Electrotechnical Society of Slovenia (68): : 2 - 3
- [30] APPROXIMATE POLYNOMIAL GCD PROGRAMS AND ALGORITHMS OF NUMERICAL MATHEMATICS 16, 2013, : 63 - 68