SYSTOLIC VLSI ARRAYS FOR POLYNOMIAL GCD COMPUTATION.

被引：0

|

作者：

Brent, Richard P. ^{[1
]}

Kung, H.T. ^{[1
]}

机构：

[1] Australian Natl Univ, Cent for, Mathematical Analysis, Canberra,, Aust, Australian Natl Univ, Cent for Mathematical Analysis, Canberra, Aust

来源：

IEEE Transactions on Computers | 1984年 / C-33卷 / 08期

关键词：

POLYNOMIAL GCD COMPUTATION - SYSTOLIC VLSI ARRAYS;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

页码：731 / 736

相关论文

共 50 条

[1] SYSTOLIC VLSI ARRAYS FOR POLYNOMIAL GCD COMPUTATION
BRENT, RP
KUNG, HT
IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 731 - 736
[2] VLSI ARRAY SYNTHESIS FOR POLYNOMIAL GCD COMPUTATION AND APPLICATION TO FINITE-FIELD DIVISION
JEONG, YJ
BURLESON, W
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (12): : 891 - 897
[3] A SYSTOLIC ALGORITHM FOR EXTENDED GCD COMPUTATION
BOJANCZYK, AW
BRENT, RP
COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1987, 14 (04) : 233 - 238
[4] GCDHEU - HEURISTIC POLYNOMIAL GCD ALGORITHM BASED ON INTEGER GCD COMPUTATION
CHAR, BW
GEDDES, KO
GONNET, GH
JOURNAL OF SYMBOLIC COMPUTATION, 1989, 7 (01) : 31 - 48
[5] GCDHEU - HEURISTIC POLYNOMIAL GCD ALGORITHM BASED ON INTEGER GCD COMPUTATION
CHAR, BW
GEDDES, KO
GONNET, GH
LECTURE NOTES IN COMPUTER SCIENCE, 1984, 174 : 285 - 296
[6] ON THE SPECIFICATION FOR VLSI SYSTOLIC ARRAYS
LIN, F
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (04) : 496 - 506
[7] POLYNOMIAL DIVISION ON SYSTOLIC ARRAYS
ZAK, SH
HWANG, K
IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (06) : 577 - 578
[8] POLYNOMIAL MULTIPLICATION ON SYSTOLIC ARRAYS
LIN, CJ
INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1989, 31 (1-2) : 43 - 54
[9] ON THE DESIGN OF ALGORITHMS FOR VLSI SYSTOLIC ARRAYS
MOLDOVAN, DI
PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 113 - 120
[10] VLSI systolic arrays for adaptive nulling
Rader, CM
IEEE SIGNAL PROCESSING MAGAZINE, 1996, 13 (04) : 29 - 49

← 1 2 3 4 5 →