Throughput in a Counterflow Pipeline Processor

被引：0
|
作者：
Severson, A.
Nelson, B.
机构：
来源：
Computer Architecture News | 1995年 / 23卷 / 01期
关键词：
D O I：
10.1145/216585.216586
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] PIPELINE CONTROL STRUCTURE FOR PROCESSOR UNIT.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (12): : 5336 - 5340
  • [32] COMPUTING NETWORK FLOW ON A MULTIPLE PROCESSOR PIPELINE
    AGRAWAL, P
    NG, A
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (06) : 653 - 658
  • [33] A pipeline parallel architecture for a fuzzy inference processor
    Ascia, G
    Catania, V
    NINTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS (FUZZ-IEEE 2000), VOLS 1 AND 2, 2000, : 257 - 262
  • [34] AN OPTIMIZED PIPELINE FFT PROCESSOR BASED ON FPGA
    Ngo Thanh Nhan
    Tran Cong Danh
    Vu Duc Lung
    Nguyen The Dai Duong
    2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 593 - 597
  • [35] THE DESIGN OF A PIPELINE PROCESSOR FOR AN AUTOMATED ECG DIAGNOSIS
    LEE, KJ
    LEE, YS
    YOON, HR
    LEE, MH
    IMAGES OF THE TWENTY-FIRST CENTURY, PTS 1-6, 1989, 11 : 36 - 37
  • [36] MODELING AND OPTIMIZING THE PARAMETERS OF A SYNCHRONOUS PIPELINE PROCESSOR
    SIGALOV, GG
    LOPATO, AG
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (02): : 49 - 54
  • [37] A PIPELINE PROCESSOR FOR MIXED-SIZE FFTS
    SAYEGH, SI
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 1892 - 1990
  • [38] Cryptoraptor: High Throughput Reconfigurable Cryptographic Processor
    Sayilar, Gokhan
    Chiou, Derek
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 154 - 161
  • [39] ARRAY PROCESSOR PROVIDES HIGH THROUGHPUT RATES
    WITTMAYER, WR
    COMPUTER DESIGN, 1978, 17 (03): : 93 - 100
  • [40] On mean throughput of one-processor systems
    Chefranov, A. G.
    Chefranov, A. A.
    2006 IEEE-TTTC INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS, VOL 1, PROCEEDINGS, 2006, : 332 - +
12345