I2L CLOCKED GATE ARRAY FOR UNDERGRADUATE DESIGN EXERCISES.

被引：0

作者：

Jesshope, C.R. ^{[1
]}

Ashburn, P. ^{[1
]}

机构：

[1] Univ of Southampton, Dep of, Electronics & Information, Engineering, Southampton, Engl, Univ of Southampton, Dep of Electronics & Information Engineering, Southampton, Engl

来源：

IEE Proceedings I: Solid State and Electron Devices | 1985年 / 132卷 / 2 pt 1期

关键词：

D O I：

10.1049/ip-i-1.1985.0015

中图分类号：

学科分类号：

摘要：

Electrical engineering

引用

页码：54 / 61

共 50 条

[21] SCALING I2L FOR VLSI
EVANS, SA
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) : 396 - 405
[22] STACKED I2L CIRCUIT
KANEKO, K
OKABE, T
NAGATA, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (02) : 210 - 212
[23] INTERDIGITATED I2L STRUCTURES
ELMASRY, MI
HEASELL, EL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) : 917 - 921
[24] I2L, A VLSI TECHNOLOGY
EVANS, SA
MORRIS, SA
ARLEDGE, LA
FULLER, C
YUAN, HT
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (08) : C340 - C340
[25] SCALING I2L FOR VLSI
EVANS, SA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) : 318 - 327
[26] INTRINSIC GATE DELAY OF GAAS/ALGAAS SINGLE AND DOUBLE HETEROSTRUCTURE I2L CIRCUITS
MAZHARI, B
MORKOC, H
ELECTRONICS LETTERS, 1992, 28 (14) : 1309 - 1311
[27] CHARACTERISATION OF I2L GATES.
Wulms, H.E.J.
Microelectronics Journal, 1978, 9 (02) : 4 - 7
[28] I2L WITH POLYSILICON DIODE CONTACT
MIKOSHIBA, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (04) : 483 - 489
[29] I2L DEVICE FABRICATION IMPROVEMENTS
MARSHALL, SL
SOLID STATE TECHNOLOGY, 1980, 23 (06) : 69 - 69
[30] BASE CURRENT OF I2L TRANSISTORS
WULMS, HEJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (02) : 143 - 150

← 1 2 3 4 5 →