OPTIMIZED DESIGNS OF A 4 MBIT PERMALLOY BUBBLE MEMORY DEVICE.

被引:0
|
作者
Sekino, M. [1 ]
Eda, A. [1 ]
Hiroshima, M. [1 ]
Nishida, H. [1 ]
机构
[1] Hitachi Ltd, Mobara, Jpn, Hitachi Ltd, Mobara, Jpn
来源
IEEE Transactions on Magnetics | 1986年 / MAG-22卷 / 05期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
DATA STORAGE, MAGNETIC
引用
收藏
相关论文
共 50 条
  • [31] A NEW JUNCTION DESIGN ON A PERMALLOY CORNER PATTERN FOR ION-IMPLANTED AND PERMALLOY HYBRID BUBBLE MEMORY DEVICES
    KODAMA, N
    TOYOOKA, T
    TAKEUCHI, T
    TAKESHITA, M
    SUZUKI, R
    IEEE TRANSACTIONS ON MAGNETICS, 1992, 28 (04) : 1978 - 1983
  • [32] CARRIER CONDUCTION CHARACTERISTICS OF Si GATE MNOS MEMORY DEVICE.
    Sato, Kazuo
    Hirano, Kanji
    Fukutomi, Tsuyoshi
    Misaki, Hirozumi
    1600, (70):
  • [33] MEMORY EFFECT AND ITS STABILITY IN THIN FILM EL DEVICE.
    Taniguchi, Koji
    Tanaka, Koichi
    Ogura, Takashi
    Kakihara, Yoshinobu
    Nakajima, Shigeo
    Inoguchi, Toshio
    Shapu Giho/Sharp Technical Journal, 1984, (30): : 23 - 27
  • [34] MAGNETIC-BUBBLE MEMORY .1. BUBBLE TECHNOLOGY AND MEMORY DEVICE MANUFACTURE
    KOWALCHUK, R
    CHEN, WS
    MENDEL, TW
    WESTERN ELECTRIC ENGINEER, 1979, 23 (02): : 2 - 12
  • [35] Flash memory: a 5V 16Mbit device
    Burdis, Alan
    Electronic Engineering (London), 1995, 67 (822): : 75 - 76
  • [36] 4-MBIT BUBBLE-MEMORY CHIPS NEED E-BEAM MASKING, SELF-BIAS
    BURSKY, D
    ELECTRONIC DESIGN, 1978, 26 (23) : 25 - 26
  • [37] ION-IMPLANTED AND PERMALLOY HYBRID MAGNETIC-BUBBLE MEMORY DEVICES
    SUGITA, Y
    SUZUKI, R
    IKEDA, T
    TAKEUCHI, T
    KODAMA, N
    TAKESHITA, M
    IMURA, R
    SATOH, T
    UMEZAKI, H
    KOYAMA, N
    IEEE TRANSACTIONS ON MAGNETICS, 1986, 22 (04) : 239 - 246
  • [38] BUBBLE CHIP PACKS 4 MBITS INTO 1-MBIT SPACE
    WASHBURN, H
    NICOLINO, S
    ELECTRONIC DESIGN, 1982, 30 (23) : 111 - 117
  • [39] Optimisation and simulation of an alternative nano-flash memory: the SASEM device.
    Krzeminski, C
    Dubois, E
    Tang, X
    Reckinger, N
    Crahay, A
    Bayot, V
    Materials and Processes for Nonvolatile Memories, 2005, 830 : 45 - 50
  • [40] FLOATING TRANSISTOR-GATE FIELD EFFECT TRANSISTOR MEMORY DEVICE.
    Medwin, Lawrence B.
    Ipri, Alfred C.
    1600,