Area, performance, and yield implications of redundancy in on-chip caches

被引：0
|
作者：
Motorola, Inc, Austin, United States [1 ]
机构：
来源：
Proc IEEE Int Conf Comput Des VLSI Comput Process | / 291-292期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
2
引用
收藏
相关论文
共 50 条
  • [1] Performance Sensitivity of NUCA Caches to On-Chip Network Parameters
    Bardine, Alessandro
    Comparetti, Manuel
    Foglia, Pierfrancesco
    Gabrielli, Gacomo
    Prete, Cosimo A.
    20TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2008, : 167 - 174
  • [2] ON THE DESIGN OF ON-CHIP INSTRUCTION CACHES
    MCCROSKY, C
    VENDERBUHS, B
    MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (10) : 563 - 572
  • [3] Yield-performance tradeoffs for VLSI processors with partially good two-level on-chip caches
    Nikolos, D
    Vergos, HT
    Vazaios, A
    Voulgaris, S
    1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 53 - 57
  • [4] Designing high bandwidth on-chip caches
    Wilson, KM
    Olukotun, K
    24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 121 - 132
  • [5] Exploring the Interplay of Yield, Area, and Performance in Processor Caches
    Lee, Hyunjin
    Cho, Sangyeun
    Childers, Bruce R.
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 216 - 223
  • [6] Leakage energy reduction in on-chip microprocessor caches
    Zhang Chengyi
    Zhang Minxuan
    Xing Zuocheng
    20TH EUROPEAN CONFERENCE ON MODELLING AND SIMULATION ECMS 2006: MODELLING METHODOLOGIES AND SIMULATION: KEY TECHNOLOGIES IN ACADEMIA AND INDUSTRY, 2006, : 750 - +
  • [7] Decoupling of data and tag arrays for on-chip caches
    Chen, TF
    Hwang, YM
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 25 (9-10) : 437 - 447
  • [8] Designing High Bandwidth On-Chip Caches Architecture
    Computer Architecture News, 25 (02):
  • [9] Design and analysis of on-chip CPU pipelined caches
    Ninos, C
    Vergos, HT
    Nikolos, D
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 161 - 172
  • [10] Effectiveness Evaluation of Replacement Policies for On-Chip Caches in Multiprocessors
    Jose, Jobin
    Begum, Shameedha
    Ramasubrmanian, N.
    INTERNATIONAL JOURNAL OF EMBEDDED AND REAL-TIME COMMUNICATION SYSTEMS (IJERTCS), 2022, 13 (01):
12345