GENERAL PURPOSE ARITHMETIC LOGIC UNIT.

被引：0
|
作者：
Cesaroni, F.
Di Marco, S.
Gennari, E.
Gentile, S.
机构：
来源：
Nuclear instruments and methods in physics research | 1987年 / A260卷 / 2-3期
关键词：
ALU - CAMAC UNIT - ENERGY TRIGGER - FAST ARITHMETIC AND LOGIC UNIT;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：425 / 429
相关论文
共 50 条
  • [41] A self clocked FPGA for general purpose logic emulation
    How, DL
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 148 - 151
  • [42] The millionaires' unit.
    Fulkerson, D
    LIBRARY JOURNAL, 2006, 131 (08) : 100 - 100
  • [43] Design and Evaluation of Arithmetic and Logic Unit Using Simulated Annealing
    Pavitra, Y. J.
    Jamuna, S.
    Manikandan, J.
    2023 10TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE, ISCMI, 2023, : 47 - 53
  • [44] Fast and gate-count efficient arithmetic logic unit
    Lee, YS
    Joh, P
    You, JH
    Park, KT
    ELECTRONICS LETTERS, 1996, 32 (23) : 2126 - 2127
  • [45] Optimization Approaches for Designing Quantum Reversible Arithmetic Logic Unit
    Haghparast, Majid
    Bolhassani, Ali
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2016, 55 (03) : 1423 - 1437
  • [46] ERSFQ 8-Bit Parallel Arithmetic Logic Unit
    Kirichenko, Alex F.
    Vernik, Igor V.
    Kamkar, Michael Y.
    Walter, Jason
    Miller, Maximilian
    Albu, Lucian Remus
    Mukhanov, Oleg A.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (05)
  • [47] Arithmetic-logic unit of multicore chip for image processing
    Vokorokos, L.
    Dankova, E.
    Chovanec, M.
    10TH IEEE INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA 2012), 2012, : 73 - 76
  • [48] Arithmetic logic unit based on the metastructure with coherent absorption: erratum
    Zou, Jia-Hao
    Sui, Jun-Yang
    Chen, Qi
    Zhang, Hai-Feng
    OPTICS LETTERS, 2024, 49 (03) : 415 - 417
  • [49] ARITHMETIC-LOGIC UNIT BASED ON OPTICAL CROSSBAR ARCHITECTURE
    FALK, RA
    CAPPS, CD
    HOUK, TL
    APPLIED OPTICS, 1988, 27 (09): : 1634 - 1635
  • [50] Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA
    Sen, Bibhash
    Dutta, Manojit
    Banik, Debajyoty
    Singh, Dipak K.
    Sikdar, Biplab K.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 241 - 245
12345