Limited shared output buffer switch for ATM

被引:0
|
作者
机构
来源
| 1600年
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [21] A FLEXIBLE SHARED-BUFFER SWITCH FOR ATM AT GB/S RATES
    DENZEL, WE
    ENGBERSEN, APJ
    ILIADIS, I
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (04): : 611 - 624
  • [22] Maximum buffer requirement of ATM shared memory switch with enforced sources
    Wu, JS
    Kuo, FJ
    1996 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - CONVERGING TECHNOLOGIES FOR TOMORROW'S APPLICATIONS, VOLS. 1-3, 1996, : 1664 - 1668
  • [23] ATM switch with shared-memory input buffer and expansive ports
    Huazhong Ligong Daxue Xuebao/Journal Huazhong (Central China) University of Science and Technology, 1996, 24 (07):
  • [24] Performance study of buffer control schemes and cell discard mechanisms in a shared buffer ATM switch
    Dou, C
    Sheu, JS
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1998, E81B (05) : 899 - 909
  • [25] Methods for storing arriving cells in a shared multi-buffer ATM switch
    Shibata, A
    Inai, H
    Yamakita, J
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1999, 82 (02): : 39 - 47
  • [26] Performance analysis of shared buffer ATM switch with different cell departure models
    Fong, S
    Singh, S
    1998 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 386 - 392
  • [27] An approximate analysis of a shared buffer ATM switch using input process aggregation
    Kim, J
    Jun, CH
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1999, E82B (12) : 2107 - 2115
  • [28] An approximate transient analysis of dynamic thresholds in an ATM switch with shared buffer memory
    Zouta, T
    Inai, H
    Yamakita, J
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2001, 84 (06): : 1 - 10
  • [29] Methods for storing arriving cells in a shared multi-buffer ATM switch
    Shibata, Atsushi
    Inai, Hiroshi
    Yamakita, Jiro
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1999, 82 (02): : 39 - 47
  • [30] Performance of an ATM multi-stage shared buffer switch with broadcast traffic
    Raffaelli, C
    Casoni, M
    ATM, NETWORKS AND LANS - NOC '96-II, 1996, : 130 - 137