On the minimization of three-level combinational circuits

被引：0
|
作者：
Meister, W. [1 ]
机构：
[1] Schwebheim, Germany
来源：
| 1600年 / De Gruyter Oldenbourg卷 / 26期
关键词：
Associated functions - Basic procedure - Fan Out - Minimal cost - Minimisation - Multiple outputs - Three-level;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：1 / 6
相关论文
共 50 条
  • [1] TOP: an algorithm for three-level combinational logic optimisation
    Dubrova, E
    Ellervee, P
    Miller, DM
    Muzio, JC
    Sullivan, AJ
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (04): : 307 - 314
  • [2] Three-level logic minimization based on function regularities
    Bernasconi, A
    Ciriani, V
    Luccio, F
    Pagli, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (08) : 1005 - 1016
  • [3] Fast three-level logic minimization based on autosymmetry
    Bernasconi, A
    Ciriani, V
    Luccio, F
    Pagli, L
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 425 - 430
  • [4] Neutral current ripple minimization in a three-level rectifier
    Bendre, A
    Venkataramanan, G
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2006, 42 (02) : 582 - 590
  • [5] Optical fluorescence at the combinational frequency in coherently driven three-level systems
    O'Brien, Chris
    Gao, Shaoyan
    Kocharovskaya, Olga
    JOURNAL OF MODERN OPTICS, 2011, 58 (21) : 2036 - 2042
  • [6] Minimization of the number of links in three-level hierarchical telecommunication networks
    Mase, Kenichi
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1994, 77 (11): : 38 - 48
  • [7] Analysis and Minimization of Neutral Current of Three-Level PWM Inverter
    Kastawan, I. Made Wiwit
    Dahono, Pekik Argo
    4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (ICEEI 2013), 2013, 11 : 502 - 509
  • [8] Minimization of AND-OR-EXOR three-level networks with AND gate sharing
    Debnath, D
    Sasao, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (10) : 1001 - 1008
  • [9] MINIMAL 3-LEVEL COMBINATIONAL CIRCUITS - 2-LEVEL MULTIPLE-OUTPUT MINIMIZATION PROBLEM
    BEISTER, J
    DIGITAL PROCESSES, 1979, 5 (1-2): : 73 - 97
  • [10] Reducing the logic-level of the combinational circuits
    Ye, Yizheng
    Zeng, Xianjun
    Zhang, Yan
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design & Computer Graphics, 1997, 9 (01):
12345