Reducing the logic-level of the combinational circuits

被引：0
|
作者：
Ye, Yizheng
Zeng, Xianjun
Zhang, Yan
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design & Computer Graphics | 1997年 / 9卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
相关论文
共 50 条
  • [1] Logic-level fast current simulation for digital CMOS circuits
    de Clavijo, PR
    Juan-Chico, J
    Díaz, MJB
    Millán-Calderón, A
    Martos, DG
    Ostúa, E
    Viejo, J
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 425 - +
  • [2] Accurate Logic-Level Current Estimation for Digital CMOS Circuits
    Ruiz-de-Clavijo, P.
    Juan-Chico, J.
    Bellido, M. J.
    Millan, A.
    Guerrero, D.
    Ostua, E.
    Viejo, J.
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (01) : 87 - 94
  • [3] On efficient logic-level simulation of digital circuits represented by the SSBDD model
    Jutman, A
    Raik, J
    Ubar, R
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 621 - 624
  • [4] FOCUS ON LOGIC-LEVEL OPTOCOUPLERS
    MULLIN, M
    ELECTRONIC DESIGN, 1986, 34 (02) : 129 - &
  • [5] FOCUS ON LOGIC-LEVEL OPTOCOUPLERS.
    Mullin, Mike
    1600, (34):
  • [6] Interconnection length estimation at logic-level
    Martins, JB
    Moraes, F
    Reis, R
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 98 - 102
  • [7] Logic-level mapping of high-level faults
    Fummi, F
    Marconcini, C
    Pravadelli, G
    INTEGRATION-THE VLSI JOURNAL, 2005, 38 (03) : 467 - 490
  • [8] Structurally Synthesized Multiple Input BDDs for Speeding up Logic-Level Simulation of Digital Circuits
    Mironov, Dmitri
    Ubar, Raimund
    Devadze, Sergei
    Raik, Jaan
    Jutman, Artur
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 658 - 663
  • [9] Combinational logic circuits with photonic devices
    Schiopu, P
    Degeratu, V
    Degeratu, S
    SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 : 584 - 590
  • [10] Delay abstraction in combinational logic circuits
    Kobayashi, N
    Malik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) : 1205 - 1212
12345