Synthesis of asynchronous interface circuits from functional and timing specifications

被引：0
|
作者：
Baake, Uwe F. [1 ]
Huss, Sorin A. [1 ]
机构：
[1] IT Services Latin America, Sao Paulo, Brazil
来源：
AEU-Archiv fur Elektronik und Ubertragungstechnik | 1998年 / 52卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：213 / 226
相关论文
共 50 条
  • [21] Synthesis of Asynchronous Reactive Programs from Temporal Specifications
    Bansal, Suguman
    Namjoshi, Kedar S.
    Sa'ar, Yaniv
    COMPUTER AIDED VERIFICATION (CAV 2018), PT I, 2018, 10981 : 367 - 385
  • [22] Synthesis of Asynchronous State Machines from Synchronous Specifications
    Oliveira, Duarte L.
    Duarte, Gabriel C.
    Batista, Gracieth C.
    Silva, Diego A.
    Romano, Leonardo
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [23] SYNTHESIS OF HAZARD-FREE CONTROL-CIRCUITS FROM ASYNCHRONOUS FINITE-STATE MACHINES SPECIFICATIONS
    CHU, TA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 61 - 84
  • [24] SYNTHESIS OF ASYNCHRONOUS CIRCUITS
    HATTORI, M
    NOGUCHI, H
    JOURNAL OF THE MATHEMATICAL SOCIETY OF JAPAN, 1966, 18 (04) : 405 - +
  • [25] Sequential circuits BIST synthesis from signal specifications
    Raik, Jaan
    Jenihhin, Maksim
    Adelbert, Rain
    NORCHIP 2005, PROCEEDINGS, 2005, : 196 - 199
  • [26] Effective Synthesis of Asynchronous Systems from GR(1) Specifications
    Klein, Uri
    Piterman, Nir
    Pnueli, Amir
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, 2012, 7148 : 283 - +
  • [27] Qualifying Relative Timing Constraints for Asynchronous Circuits
    Manoranjan, Jotham Vaddaboina
    Stevens, Kenneth S.
    2016 22ND IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2016, : 91 - 98
  • [28] OPTIMISED ASYNCHRONOUS TIMING FOR SUPERCONDUCTIVE DIGITAL CIRCUITS
    Gerber, H. R.
    Fourie, C. J.
    Perold, W. J.
    SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 255 - 260
  • [29] Synthesis of checker EFSMs from timing diagram specifications
    Ogoubi, EK
    Cerny, E
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 13 - 18
  • [30] Executable Interface Specifications for Testing Asynchronous Creol Components
    Grabe, Immo
    Kyas, Marcel
    Steffen, Martin
    Torjusen, Arild B.
    FUNDAMENTALS OF SOFTWARE ENGINEERING, 2010, 5961 : 324 - +
12345