Charge collection in submicron CMOS/SOI technology

被引:0
|
作者
CEA Bruyeres le Chatel, Bruyeres le Chatel, France [1 ]
机构
来源
IEEE Trans Nucl Sci | / 6 pt 1卷 / 2124-2133期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
25
引用
收藏
相关论文
共 50 条
  • [31] Advanced SOI CMOS technology for RF applications
    Demeûs, L
    Chen, J
    Eggermont, JP
    Gillon, R
    Raskin, JP
    Vanhoenacker, D
    Flandre, D
    1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 134 - 139
  • [32] Monolithic pixel sensors in deep-submicron SOI Technology
    Battaglia, M.
    Bisello, D.
    Contarato, D.
    Denes, P.
    Giubilato, P.
    Glesener, L.
    Mattiazzo, S.
    Vu, C. Q.
    JOURNAL OF INSTRUMENTATION, 2009, 4
  • [33] Charge Collection in n-SOI Planar Microdosimeters
    Livingstone, Jayde
    Prokopovich, Dale A.
    Tran, Linh T.
    Guatelli, Susanna
    Petasecca, Marco
    Lerch, Michael L. F.
    Reinhard, Mark I.
    Perevertaylo, Vladimir L.
    Ziegler, James F.
    Zaider, Marco
    Rosenfeld, Anatoly B.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4289 - 4296
  • [34] Upset hardened memory design for submicron CMOS technology
    Calin, T
    Nicolaidis, M
    Velazco, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) : 2874 - 2878
  • [35] Upset hardened memory design for submicron CMOS technology
    TIMA/INPG Lab, Grenoble, France
    IEEE Trans Nucl Sci, 6 Pt 1 (2874-2878):
  • [36] CMOS-process technology deepens deep submicron
    Lipman, J
    EDN, 1997, 42 (05) : 16 - 16
  • [37] Deep submicron CMOS based on silicon germanium technology
    ONeill, AG
    Antoniadis, DA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 911 - 918
  • [38] TEM characterisation of LOPOS structures for submicron CMOS technology
    Romano-Rodriguez, A.
    Norstroem, H.
    Vanhellemont, J.
    Micron and Microscopica Acta, 1990, 21 (04):
  • [39] A SUBMICRON CMOS TECHNOLOGY WITH NOVEL BIPOLAR-TRANSISTORS
    YAO, CC
    TZOU, JJ
    CHEUNG, R
    CHAN, H
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C117 - C117
  • [40] Precision resistor integration into a submicron silicided CMOS technology
    Miles, GL
    Grellner, F
    Jamison, PC
    ULSI PROCESS INTEGRATION, 1999, 99 (18): : 353 - 359