HARDWARE DESCRIPTION LEVELS AND TEST FOR COMPLEX CIRCUITS.

被引：0

作者：

Bellon, C.

Saucier, G.

Gobbi, J.M.

机构：

来源：

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：213 / 219

共 50 条

[21] METHOD OF OBTAINING DATA FOR HARDWARE TESTING AND ERROR DIAGNOSIS IN SEQUENTIAL LOGIC CIRCUITS.
Lerch, R.G.
IBM technical disclosure bulletin, 1985, 27 (08):
[22] EBT: A COMPREHENSIVE TEST GENERATION TECHNIQUE FOR HIGHLY SEQUENTUAL CIRCUITS.
Marlett, Ralph A.
1978, : 335 - 339
[23] VALIDATION OF LATCH-UP MITIGATION IN COMPLEX VLSI CIRCUITS.
Criscuolo, J.A.
Cable, J.S.
Lee, D.C.
IEEE Transactions on Nuclear Science, 1986, NS-33 (06)
[24] SILICON INTEGRATED CIRCUITS.
Kahng, Dawon
Applied Solid State Science, 1981, (pt A):
[25] FLEXIBLE PRINTED CIRCUITS.
Shiraishi, Kazuaki
1978, 24 (01): : 127 - 133
[26] On the resonance of paired circuits.
Ollat, L
COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES, 1925, 180 : 1725 - 1728
[27] The balancing of valve circuits.
Dowling, John J.
O'Ceallaigh, Cormac
PHILOSOPHICAL MAGAZINE, 1935, 20 (131-37) : 532 - 542
[28] IMPROVEMENTS IN CENTERING CIRCUITS.
Orengo, G.
Verhaeghe, M.
IBM technical disclosure bulletin, 1984, 26 (08): : 4069 - 4071
[29] Description of a Laboratory Plasma Reactor. Application to Failure Analysis of Integrated Circuits.
Araud, J.M.
Vide, les Couches Minces, 1985, (229):
[30] INTEGRATED CASCODE CIRCUITS.
Anon
IBM technical disclosure bulletin, 1985, 28 (04): : 1763 - 1764