The HiPE/x86 erlang compiler: System description and performance evaluation

被引：0
|
作者：
机构：
[1] Pettersson, Mikael
[2] Sagonas, Konstantinos
[3] Johansson, Erik
来源：
| / Association for Logic Programming (ALP); Japan Society for Software Science and Technology (JSSST); Special Interest Group on Programming; Universidad Complutense de Madrid; University of Aizu卷 / Springer Verlag期
关键词：
721.1 Computer Theory; Includes Computational Logic; Automata Theory; Switching Theory; Programming Theory - 723.1 Computer Programming;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Operating system benchmarking in the wake of lmbench: A case study of the performance of NetBSD on the Intel x86 architecture
    Brown, Aaron B.
    Seltzer, Margo I.
    Performance Evaluation Review, 1997, 25 (01): : 214 - 224
  • [22] Performance benchmark of LHCb code on state-of-the-art x86 architectures
    Perez, D. H. Campora
    Neufeld, N.
    Schwemmer, R.
    21ST INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS (CHEP2015), PARTS 1-9, 2015, 664
  • [23] Zen: An Energy-Efficient High-Performance x86 Core
    Singh, Teja
    Schaefer, Alex
    Rangarajan, Sundar
    John, Deepesh
    Henrion, Carson
    Schreiber, Russell
    Rodriguez, Miguel
    Kosonocky, Stephen
    Naffziger, Samuel
    Novak, Amy
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 102 - 114
  • [24] Zen: A Next-Generation High-Performance x86 Core
    Singh, Teja
    Rangarajan, Sundar
    John, Deepesh
    Henrion, Carson
    Southard, Shane
    McIntyre, Hugh
    Novak, Amy
    Kosonocky, Stephen
    Jotwani, Ravi
    Schaefer, Alex
    Chang, Edward
    Bell, Joshua
    Co, Michael
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 52 - 52
  • [25] Performance Optimization for the K-Nearest Neighbors Kernel on x86 Architectures
    Yu, Chenhan D.
    Huang, Jianyu
    Austin, Woody
    Xiao, Bo
    Biros, George
    PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2015,
  • [26] Methodology To Execute SPARC Binary of Silterra Memory Compiler 0.18um Process Technology on x86 Architecture
    Aziz, Raja Mohd Fuad Tengku
    Baharim, Rozaimah
    Nasir, Md Hanif Md
    Wahab, Rohaya Abdul
    Othman, Nazaliza
    Razali, Nabihah
    Saleh, Sharifah
    2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 475 - 477
  • [27] SOFTWARE-COMPATIBLE X86 SUPERSCALAR CHIP SET ACCELERATES PERFORMANCE
    BURSKY, D
    ELECTRONIC DESIGN, 1994, 42 (08) : 35 - 36
  • [28] Impact of the x86 System Management Mode in Real- Time Systems
    Starke, Renan A.
    de Oliveira, Romulo S.
    2011 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEM ENGINEERING (SBESC), 2011, : 151 - 157
  • [29] An Instruction-level Symbolic Checksum System for Windows x86 Program
    Cui Baojiang
    Ji Yupeng
    Wang Jianxin
    CHINESE JOURNAL OF ELECTRONICS, 2012, 21 (01): : 22 - 26
  • [30] Automatic Generation of High-Performance FFT Kernels on Arm and X86 CPUs
    Li, Zhihao
    Jia, Haipeng
    Zhang, Yunquan
    Chen, Tun
    Yuan, Liang
    Vuduc, Richard
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (08) : 1925 - 1941
12345