Analytical source-and-drain series resistance model of quarter micron MOSFETs and its influence on circuit simulation

被引：0
|
作者：
Gondro, Elmar [1 ]
Klein, Peter [1 ]
Schuler, Franz [1 ]
机构：
[1] Univ of Bundeswehr, Neubiberg, Germany
来源：
Proceedings - IEEE International Symposium on Circuits and Systems | 1999年 / 6卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
相关论文
共 50 条
  • [41] Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications
    Jain, Neeraj
    Raj, Balwinder
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (04) : 531 - 539
  • [42] Drain-Source Voltage Clamp Circuit for Online Accurate ON-State Resistance Measurement of SiC MOSFETs in DC Solid-State Power Controller
    Yu, Bin
    Wang, Li
    Ahmed, Daniyal
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (01) : 331 - 342
  • [43] An analytical fully-depleted SOI MOSFET model considering the effects of self-heating and source/drain resistance
    Hu, MC
    Jang, SL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) : 797 - 801
  • [44] Influence of equivalent resistance on the simulation of self-pulsing discharge by using a circuit model
    Shoujie He
    Jinhao Li
    Yinyin Qiao
    Jianxun Zhao
    Qing Li
    Lifang Dong
    The European Physical Journal D, 2022, 76
  • [45] Analytical Modeling and Simulation of Subthreshold Characteristics of Recessed-Source/Drain (Re-S/D) Silicon-on-Insulator MOSFETs with Gaussian Doping Profile
    Samoju, Visweswara Rao
    Mohapatra, Sradhanjali
    Bhushan, Shiv
    Tiwari, Pramod Kumar
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (05) : 490 - 498
  • [46] Influence of equivalent resistance on the simulation of self-pulsing discharge by using a circuit model
    He, Shoujie
    Li, Jinhao
    Qiao, Yinyin
    Zhao, Jianxun
    Li, Qing
    Dong, Lifang
    EUROPEAN PHYSICAL JOURNAL D, 2022, 76 (06):
  • [47] Circuit-simulation model of gate-drain-capacitance changes in small-size MOSFETs due to high channel-field gradients
    Navarro, D
    Hisamitsu, K
    Yamaoka, T
    Tanaka, M
    Kawano, H
    Ueno, H
    Miura-Mattausch, M
    Mattausch, HJ
    Kumashiro, S
    Yamaguchi, T
    Yamashita, K
    Nakayama, N
    SISPAD 2002: INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2002, : 51 - 54
  • [48] Influence of ion energy on carrier activation and source/drain parasitic resistance in low-energy ion implantation for 0.15 mu m-MOSFETs
    Nishida, A
    Murakami, E
    Kimura, S
    REPORT OF RESEARCH CENTER OF ION BEAM TECHNOLOGY, HOSEI UNIVERSITY, SUPPLEMENT NO 15, MARCH 1997, 1997, : 151 - 156
  • [49] Optimization of recessed and elevated silicide source/drain contact structure using physical compact resistance modeling and simulation in ultra-thin body SOI MOSFETs
    Kim, SD
    Johnson, JB
    Yuan, J
    Woo, JCS
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 247 - 250
  • [50] Source-Drain Series Resistance Model for N-Stack Nanosheet FETs Using Transmission Line Matrix Method
    Sharma, Sanjay
    Sahay, Shubham
    Dey, Rik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (11) : 6520 - 6526
12345