New architecture for high-performance programmable logic controller

被引：0
|
作者：
Toshiba Corp, Tokyo, Japan [1 ]
机构：
来源：
IECON Proc | / 187-190期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] HIGH-PERFORMANCE COMPUTER ARCHITECTURE
    BHUYAN, LN
    [J]. FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 501 - 502
  • [42] HIGH-PERFORMANCE ARCHITECTURE ISSUES
    NICOLE, DA
    [J]. DECENTRALIZED AND DISTRIBUTED SYSTEMS, 1993, 39 : 23 - 30
  • [43] Extended programmable logic array architecture
    Aaldering, Mark
    [J]. Australian Electronics Engineering, 1997, 30 (09): : 52 - 53
  • [44] Building a high-performance, programmable secure coprocessor
    Smith, SW
    Weingart, S
    [J]. COMPUTER NETWORKS-THE INTERNATIONAL JOURNAL OF COMPUTER AND TELECOMMUNICATIONS NETWORKING, 1999, 31 (08): : 831 - 860
  • [45] Playa: High-performance programmable linear algebra
    Howle, Victoria E.
    Kirby, Robert C.
    Long, Kevin
    Brennan, Brian
    Kennedy, Kimberly
    [J]. SCIENTIFIC PROGRAMMING, 2012, 20 (03) : 257 - 273
  • [46] PROGRAMMABLE HIGH-PERFORMANCE IIR FILTER CHIP
    WOODS, RF
    FLOYD, G
    WOOD, K
    EVANS, R
    MCCANNY, JV
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1995, 142 (03): : 179 - 185
  • [47] A secure and high-performance multi-controller architecture for software-defined networking
    Huan-zhao Wang
    Peng Zhang
    Lei Xiong
    Xin Liu
    Cheng-chen Hu
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 : 634 - 646
  • [48] Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture
    Ramagundam, Shashisekhar
    Das, Sunil R.
    Morton, Scott
    Biswas, Satyendra N.
    Groza, Voicu
    Assaf, Mansour H.
    Petriu, Emil M.
    [J]. 2014 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC) PROCEEDINGS, 2014, : 10 - 15
  • [49] A secure and high-performance multi-controller architecture for software-defined networking
    Wang, Huan-zhao
    Zhang, Peng
    Xiong, Lei
    Liu, Xin
    Hu, Cheng-chen
    [J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2016, 17 (07) : 634 - 646
  • [50] A secure and high-performance multi-controller architecture for software-defined networking
    Huan-zhao WANG
    Peng ZHANG
    Lei XIONG
    Xin LIU
    Cheng-chen HU
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 (07) : 634 - 646
12345