PARALLEL PIPELINE MULTIPLIER IN A SIGNAL PROCESSOR.

被引：0
|
作者：
Anon
机构：
来源：
IBM technical disclosure bulletin | 1985年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：547 / 549
相关论文
共 50 条
  • [1] Software for the Image Pipeline Processor.
    Gandelheidt, Edgar
    Haupt, Martin
    Elektronik Munchen, 1987, 36 (23): : 130 - 131
  • [2] CASCADABLE DIGITAL SIGNAL PROCESSOR.
    Gore, A.E.
    New Electronics, 1986, 19 (20): : 39 - 41
  • [3] VLSI ARCHITECTURE FOR PIPELINE FFT PROCESSOR.
    Takahashi, Yukio
    Sekine, Satoshi
    Systems and Computers in Japan, 1987, 18 (12): : 18 - 28
  • [4] FAST VECTOR SIGNAL PROCESSOR.
    Zeman, J.
    Gubser, A.
    Weber, T.
    Mitteilungen AGEN, 1982, (34): : 49 - 64
  • [5] CHOOSING A DIGITAL SIGNAL PROCESSOR.
    Shaw, Charlie
    Electronic Product Design, 1987, 8 (11): : 41 - 42
  • [6] RD SERIES: THE SIGNAL PROCESSOR.
    de Witte, George
    Kennard, Paul
    Telesis Ottawa, 1985, 12 (03): : 35 - 40
  • [7] INDIRECT PROGRAM ACCESS FOR A SIGNAL PROCESSOR.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (11): : 4737 - 4740
  • [8] DATA BYPASS METHODOLOGY FOR A PERFORMANCE PIPELINE PROCESSOR.
    Anon
    IBM technical disclosure bulletin, 1986, 29 (02): : 605 - 608
  • [9] INTEGRATED CIRCUIT DIGITAL SIGNAL PROCESSOR.
    Boddie, J.R.
    Daryanani, G.T.
    Eldumiati, I.I.
    Godenz, R.N.
    Thompson, J.S.
    Walters, S.M.
    Pedersen, R.A.
    Conference Record - International Conference on Communications, 1980, 1 : 1 - 11
  • [10] SP-8 SIGNAL PROCESSOR.
    Berezovskii, A.V.
    Kozlachkov, V.A.
    Korshever, I.I.
    Pavlov, S.A.
    Optoelectronics, Instrumentation and Data Processing (English translation of Avtometriya), 1986, (04): : 29 - 33
12345