共 50 条
- [1] SOFTWARE SYSTEM FOR THE DIGITAL IMAGE PROCESSOR. Bulletin of the Electrotechnical Laboratory, Tokyo, 1982, 46 (09): : 19 - 41
- [2] PARALLEL PIPELINE MULTIPLIER IN A SIGNAL PROCESSOR. IBM technical disclosure bulletin, 1985, 28 (02): : 547 - 549
- [3] VLSI ARCHITECTURE FOR PIPELINE FFT PROCESSOR. Systems and Computers in Japan, 1987, 18 (12): : 18 - 28
- [4] DATA BYPASS METHODOLOGY FOR A PERFORMANCE PIPELINE PROCESSOR. IBM technical disclosure bulletin, 1986, 29 (02): : 605 - 608
- [5] SIMPLE HYBRID IMAGE PROCESSOR. Journal of Electrical and Electronics Engineering, Australia, 1983, 3 (04): : 293 - 297
- [9] SELF-TEST FOR RECONFIGURABLE PIPELINE NEIGHBORHOOD PROCESSOR. IBM technical disclosure bulletin, 1986, 29 (01): : 379 - 380
- [10] Implementation of 2D-FIR Filters by Means of a Pipeline Processor. MSR, Messen, Steuern, Regeln, 1985, 28 (11): : 507 - 509