Methods for storing arriving cells in a shared multi-buffer ATM switch

被引:0
|
作者
Shibata, Atsushi [1 ]
Inai, Hiroshi [1 ]
Yamakita, Jiro [1 ]
机构
[1] Okayama Prefectural Univ, Soja, Japan
关键词
Asynchronous transfer mode - Buffer storage - Computer simulation;
D O I
暂无
中图分类号
学科分类号
摘要
A shared multi-buffer ATM switch is cost-effective, since it uses low-access-speed memories when compared with a shared single-buffer ATM switch. Due to the low access speed, however, the switch cannot read several cells from a buffer during a single access. Such an access conflict provides a high cell loss rate. In this paper, we propose several cell storage methods that avoid the access conflict, and we compare our approach via simulation with the previously proposed cost-ineffective solution that uses high speed memories under various load conditions. The results show that one of the proposed methods in this paper provides an almost equivalent cell loss characteristic to the previously proposed approach.
引用
收藏
页码:39 / 47
相关论文
共 50 条
  • [21] Pushout with global thresholds buffer control scheme in a shared buffer ATM switch
    Yang, RB
    Chu, YS
    Liang, MC
    Wu, CS
    10TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS (ICON 2002), PROCEEDINGS, 2002, : 89 - 93
  • [22] Analysis of an ATM shared buffer switch loaded with bursty traffic
    Callegati, F
    Casoni, M
    Corazza, G
    Raffaelli, C
    BROADBAND ACCESS SYSTEMS, 1996, 2917 : 410 - 421
  • [23] Space division approach to implement a shared buffer in an ATM switch
    Pao, DCW
    Leung, SC
    COMPUTER COMMUNICATIONS, 1997, 20 (01) : 29 - 37
  • [24] A new shared-buffer packet switch in ATM networks
    Huang, TY
    COMPUTER COMMUNICATIONS, 2001, 24 (3-4) : 445 - 451
  • [25] Space division approach to implement a shared buffer in an ATM switch
    City Univ of Hong Kong, Kowloon, Hong Kong
    Comput Commun, 1 (29-37):
  • [26] A modular and scalable ATM switch using shared buffer architecture
    Park, YK
    Lee, G
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 318 - 321
  • [27] Simulation and analytical approximation of ATM multistage shared buffer switch
    Casoni, M
    Raffaelli, C
    IEEE GLOBECOM 1996 - CONFERENCE RECORD, VOLS 1-3: COMMUNICATIONS: THE KEY TO GLOBAL PROSPERITY, 1996, : 1207 - 1211
  • [28] Dynamic threshold control in an ATM switch with shared memory buffer
    Zouta, T
    Inai, H
    Yamakita, J
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2000, 83 (04): : 1 - 11
  • [29] A FLEXIBLE SHARED-BUFFER SWITCH FOR ATM AT GB/S RATES
    DENZEL, WE
    ENGBERSEN, APJ
    ILIADIS, I
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (04): : 611 - 624
  • [30] HIMA - A HIERARCHICAL AND MODULAR ATM SWITCH WITH PARTIALLY SHARED OUTPUT BUFFER
    TSAI, Z
    YU, K
    LAI, F
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1993, 140 (06): : 429 - 435