Software pipelining with path selection

被引:0
|
作者
Nakanishi, Chikako [1 ]
Ando, Hideki [1 ]
Hara, Tetsuya [1 ]
Nakaya, Masao [1 ]
机构
[1] Mitsubishi Electric Corp, Itami, Japan
关键词
Applications; (APP);
D O I
10.1002/(SICI)1520-684X(199808)29:93.0.CO;2-G
中图分类号
学科分类号
摘要
Software pipelining is an efficient scheduling technique for VLIW and superscalar processors. Performance improvement by using conventional algorithms has been restricted due to resource occupation by infrequently executed control paths and long data-dependent paths because all the control paths in a loop are pipelined. In this paper, we propose an algorithm that performs pipelining by selecting frequently executed paths in a loop. This algorithm provides for the possibility to optimally pipeline, not only frequently executed paths, but also non-innermost loops. This has been difficult in the past. We performed a comparative evaluation of this algorithm against conventional algorithms using benchmark programs for non-numerical application, and verified its high efficiency.
引用
收藏
页码:74 / 88
相关论文
共 50 条
  • [21] On the periodic register need in software pipelining
    Touati, Sid-Ahmed-Ali
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (11) : 1493 - 1504
  • [22] Performance scalability of decoupled software pipelining
    Rangan, Ram
    Vachharajani, Neil
    Ottoni, Guilherme
    August, David I.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2008, 5 (02)
  • [23] SOFTWARE PIPELINING - A GENETIC ALGORITHM APPROACH
    ALLAN, VH
    ONEILL, MR
    PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 1994, 50 : 311 - 314
  • [24] A Simple, Verified Validator for Software Pipelining
    Tristan, Jean-Baptiste
    Leroy, Xavier
    POPL'10: PROCEEDINGS OF THE 37TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, 2010, : 83 - 92
  • [25] Resource-constrained software pipelining
    Aiken, A
    Nicolau, A
    Novack, S
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (12) : 1248 - 1270
  • [26] Decoupled software pipelining with the synchronization array
    Rangan, R
    Vachharajani, N
    Vachharajani, M
    August, DI
    13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, 2004, : 177 - 188
  • [27] A formal model of software pipelining loops with conditions
    Milicev, D
    Jovanovic, Z
    11TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM, PROCEEDINGS, 1997, : 554 - 558
  • [28] Loop pipelining in hardware-software partitioning
    Jeon, J
    Choi, K
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 361 - 366
  • [29] Circuit retiming applied to decomposed software pipelining
    Calland, PY
    Darte, A
    Robert, Y
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (01) : 24 - 35
  • [30] Optimal software pipelining under register constraints
    Fimmel, D
    Müller, J
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2607 - 2613