LOGIC NETWORK SYNTHESIS USING DIGITAL-SUMMATION THRESHOLD-LOGIC GATES.

被引：0
|
作者：
Hurst, S.L.
机构：
来源：
Microelectronics Journal | 1975年 / 6卷 / 04期
关键词：
LOGIC DEVICES - Threshold Elements;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The recently-developed Digital-Summation Threshold-Logic (DSTL) gate s introduced, and its advantages and disadvantages re discussed in comparison with previous analog-type threshold-logic gates. Some typical applications are shown indicating package and pin savings in random-logic networks. Consideration of optimum universal package specifications for random-logic work is mentioned.
引用
收藏
页码：42 / 48
相关论文
共 50 条
  • [31] Reconfigurable Threshold Logic Gates using Optoelectronic Capacitors
    Kuttappa, Ragh
    Khuon, Lunal
    Nabet, Bahram
    Taskin, Baris
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 614 - 617
  • [32] Reconfigurable Threshold Logic Gates using Memristive Devices
    Thanh Tran
    Rothenbuhler, Adrian
    Smith, Elisa H. Barney
    Saxena, Vishal
    Campbell, Kristy A.
    2012 IEEE SUBTHRESHOLD MICROELECTRONICS CONFERENCE (SUBVT), 2012,
  • [33] Design of Threshold Logic Gates using Emerging Devices
    Vrudhula, Sarma
    Kulkarni, Niranjan
    Yang, Jinghua
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 373 - 376
  • [34] Low-power CMOS threshold-logic gate
    Avedillo, MJ
    Quintana, JM
    Rueda, A
    Jimenez, E
    ELECTRONICS LETTERS, 1995, 31 (25) : 2157 - 2159
  • [35] SOME IMPROVED DESIGNS FOR DIGITAL SUMMATION THRESHOLD LOGIC (DSTL) GATE
    EDWARDS, CR
    COMPUTER JOURNAL, 1978, 21 (01): : 73 - 78
  • [36] REALIZATION OF A CLASS OF SWITCHING FUNCTIONS BY THRESHOLD-LOGIC NETWORKS
    YAU, SS
    OSTAPKO, DL
    IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (04) : 391 - +
  • [37] REALISATION OF CELLULAR ARITHMETIC CELLS BY THRESHOLD-LOGIC ASSEMBLIES
    HURST, SL
    ELECTRONICS LETTERS, 1970, 6 (16) : 501 - &
  • [38] Digital Microfluidic Logic Gates
    Zhao, Yang
    Xu, Tao
    Chakrabarty, Krishnendu
    NANO-NET, 2009, 3 : 54 - 60
  • [39] Reconfigurable arithmetic logic unit designed with threshold logic gates
    Medina-Santiago, A.
    Alfredo Reyes-Barranca, Mario
    Algredo-Badillo, Ignacio
    Martinez Cruz, Alfonso
    Ramirez Gutierrez, Kelsey Alejandra
    Eleazar Cortes-Barron, Adrian
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (01) : 21 - 30
  • [40] Effect of Selected Parameters on Propagation Times of Schottky Logic Gates.
    Blonarowicz, Andrzej
    Elektronika Warszawa, 1979, 20 (04): : 176 - 178
12345