$82 buys chip with two DSPs, 32-bit RISC, and 44-kbyte SRAM

被引：0
|
作者：
机构：
来源：
Comput Des | / 10卷 / 120期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 8 条
  • [1] 82-DOLLAR BUYS CHIP WITH 2-DSPS, 32-BIT RISC, AND 44-KBYTE SRAM
    不详
    [J]. COMPUTER DESIGN, 1995, 34 (10): : 120 - 121
  • [2] $49 Buys a 200-MHz, 32-bit StrongARM RISC
    不详
    [J]. COMPUTER DESIGN, 1996, 35 (04): : 114 - 114
  • [3] 32-BIT RISC CHIP RIPS THROUGH 5 MIPS
    OHR, S
    [J]. ELECTRONIC DESIGN, 1986, 34 (05) : 27 - 28
  • [4] NEC ANNOUNCES 32-BIT RISC CHIP FOR EMBEDDED CONTROL APPLICATIONS
    DAMBROT, SM
    [J]. ELECTRONICS-US, 1993, 66 (03): : 8 - 8
  • [5] A Flexible Debugger for a RISC-V Based 32-bit System-on-Chip
    Ramirez, Wilmer
    Sarmiento, Marco
    Roa, Elkim
    [J]. 2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [6] WINBOND INTRODUCES LOW-COST 32-BIT PA-RISC CHIP
    HUANG, C
    [J]. ELECTRONICS-US, 1994, 67 (09): : 8 - 8
  • [7] Enhancing network-on-chip performance by 32-bit RISC processor based on power and area efficiency
    Soundari, D. V.
    Ganesh, M. K. Shanker
    Raman, Indira
    Karthick, R.
    [J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 2713 - 2720
  • [8] Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip
    Draper, J
    Sondeen, J
    Mediratta, S
    Kim, I
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 163 - 172
1