Minimization algorithms for multiple-valued programmable logic arrays

被引：0

作者：

机构：

[1] Tirumalai, Parthasarathy P.

[2] Butler, Jon T.

来源：

Tirumalai, Parthasarathy P. | 1600年 / 40期

关键词：

Computational Complexity - Heuristic Algorithms - Logic Minimization - Programmable Logic Arrays (PLA);

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[21] Implementation of multiple-valued logic circuit with CMOS multiple-valued output gates
Sakata, Izumi
[J]. Systems and Computers in Japan, 1989, 20 (02) : 67 - 77
[22] Computational Neuroscience and Multiple-Valued Logic
Kawato, Mitsuo
[J]. ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 157 - 160
[23] AN ALGEBRA FOR MULTIPLE-VALUED LOGIC SYSTEMS
DEVGAN, A
[J]. JOURNAL OF THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS, 1994, 40 (2-3): : 85 - 91
[24] PLI logic for multiple-valued functions
Falkowski, BJ
Rahardja, S
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (01): : 7 - 14
[25] OPTOELECTRONIC MULTIPLE-VALUED LOGIC IMPLEMENTATION
LIU, ST
LI, CF
WU, J
LIU, YD
[J]. OPTICS LETTERS, 1989, 14 (14) : 713 - 715
[26] Implicit Expressibility in Multiple-Valued Logic
S. S. Marchenkov
[J]. Moscow University Computational Mathematics and Cybernetics, 2022, 46 (3) : 149 - 155
[27] Representation of multiple-valued logic functions
[J]. Stankovíc, R.S., 1600, Morgan and Claypool Publishers (37):
[28] Multiple-valued logic as a new computing paradigm - A brief survey of Higuchi's research on multiple-valued logic
Kameyama, M
Hanyu, T
Aoki, T
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2005, 11 (5-6) : 407 - 436
[29] MULTIPLE-VALUED LOGIC - INTRODUCTION AND OVERVIEW
VRANESIC, ZG
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (12) : 1181 - 1182
[30] Multiple-Valued Reversible Logic Circuits
De Vos, Alexis
Van Rentergem, Yvan
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505

← 1 2 3 4 5 →