Low-cost, high reliability flip-chip removal for multi-chip modules

被引:0
|
作者
Stalter, Kathleen A. [1 ]
Jackson, Raymond A. [1 ]
Linnell, David C. [1 ]
机构
[1] IBM Microelectronics Div, Hopewell Junction, United States
关键词
Assembly - Fabrication - Integrated circuit manufacture - Interconnection networks;
D O I
暂无
中图分类号
学科分类号
摘要
The prevalent trend to consolidate devices onto multi-chip modules due to electrical performance benefits and printed circuit board real-estate constraints drives the need to have a device replacement technology. The ability to remove and replace devices, for either defective conditions or upgrade level designs, while preserving the electrical integrity and reliability of the other components on the module at various stages of manufacture is essential. It is not a cost-effective option to discard the remaining expensive die or to scrap the fully assembled complex module. The process must also be able to be exercised easily in a development environment where resources are at a minimum, but the learning generated through the ability to perform such operations in-situ is imperative. With the emergence of OEM assembly vendors, this technique and process must also be simple, inexpensive and easy to use, as a company should not be required to invest large resources in remove and replace manufacturing operations.
引用
收藏
页码:446 / 450
相关论文
共 50 条
  • [31] Low-cost, wafer level underfilling and reliability testing of flip chip devices
    Grieve, A
    Capote, MA
    Lenos, HA
    Soriano, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
  • [32] Modeling the temperature distribution of multi-chip integrated circuits combining Wire-Bond and Flip-Chip technologies
    Boriskov, P. P.
    Ershova, N. Yu
    Putrolaynen, V. V.
    Seredov, P. N.
    Belyaev, M. A.
    INTERNATIONAL SCIENTIFIC CONFERENCE ON APPLIED PHYSICS, INFORMATION TECHNOLOGIES AND ENGINEERING (APITECH-2019), 2019, 1399
  • [33] Low Cost Flip-chip Stack for Partitioning Processing and Memory
    Hopsch, Fabian
    Heinig, Andy
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 314 - 317
  • [34] SILICON HYBRID MULTI-CHIP MODULES
    TRIGG, AD
    ELECTRONIC PACKAGING MATERIALS SCIENCE IV, 1989, 154 : 53 - 62
  • [35] Multi-chip modules testing and DFT
    Zorian, Y
    Marzouki, M
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 722 - 725
  • [36] Flip-Chip Packaging of Low-Noise Metamorphic High Electron Mobility Transistors on Low-Cost Organic Substrate
    Wang, Chin-Te
    Kuo, Chien-I
    Hsu, Heng-Tung
    Chang, Edward Yi
    Hsu, Li-Han
    Lim, Wee-Chin
    Miyamoto, Yasuyuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (09)
  • [37] Chip mounting and interconnection in multi-chip modules for space applications
    Nilsson, P
    Jönsson, M
    Stenmark, L
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2001, 11 (04) : 339 - 343
  • [38] High performance flip-chip technique for wide-band modules
    Iwasaki, N
    Ishitsuka, F
    Kato, K
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING - IEEE 5TH TOPICAL MEETING, 1996, : 207 - 209
  • [39] Flip-chip on laminate reliability - Failure mechanisms
    Roesch, M
    Teichner, RW
    Martens, R
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 421 - 426
  • [40] Microspring Characterization and Flip-Chip Assembly Reliability
    Cheng, Bowen
    De Bruyker, Dirk
    Chua, Chris
    Sahasrabuddhe, Kunal
    Shubin, Ivan
    Cunningham, John E.
    Luo, Ying
    Boehringer, Karl F.
    Krishnamoorthy, Ashok V.
    Chow, Eugene M.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (02): : 187 - 196