共 50 条
- [41] Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 296 - 301
- [43] Block based execution and task level parallelism PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 57 - 66
- [44] Redundant Constraints Elimination for Symbolic Execution 2016 IEEE INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2016, : 235 - 240
- [46] Exploiting Parallelism in the TileCal Trigger System with GPGPU HIGH ENERGY PARTICLE PHYSICS WORKSHOP (HEPPW2015), 2015, 645
- [47] Architectural Support for Exploiting Fine Grain Parallelism 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 61 - 70
- [48] Exploiting multiple levels of parallelism in scientific computing HIGH PERFORMANCE COMPUTATIONAL SCIENCE AND ENGINEERING, 2004, 172 : 3 - 19
- [49] Exploiting parallelism in memory operations for code optimization LANGUAGES AND COMPILERS FOR HIGH PERFORMANCE COMPUTING, 2005, 3602 : 132 - 148