共 50 条
- [4] SMARTS: Exploiting temporal locality and parallelism through vertical execution Proceedings of the International Conference on Supercomputing, 1999, : 302 - 310
- [5] AND OR PARALLEL EXECUTION OF LOGIC PROGRAMS - EXPLOITING DEPENDENT AND-PARALLELISM SIGPLAN NOTICES, 1993, 28 (05): : 19 - 28
- [6] Exploiting Parallelism in Linear Algebra Kernels through Dataflow Execution 2015 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOP (SBAC-PADW), 2015, : 103 - 108
- [7] Exploiting maximum parallelism in loop using heterogeneous computing CHINESE JOURNAL OF ELECTRONICS, 2001, 10 (03): : 340 - 344
- [8] Exploiting loop-level parallelism with the shift architecture 14TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2002, : 184 - 191
- [9] Exploiting Outer Loop Parallelism of Nested Loop on Coarse-Grained Reconfigurable Architectures 2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 32 - 32
- [10] Reduction of complexity and automation of parallel execution through loop level parallelism USIC 2007: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, 2007, : 304 - +