共 50 条
- [22] A study on CMOS negative resistance circuits [J]. 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1223 - 1227
- [23] OR and NOR logic circuit design using negative differential resistance device fabricated by CMOS process [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 813 - 816
- [26] STRESS MANAGEMENT DEVICE. [J]. IBM technical disclosure bulletin, 1983, 26 (7 B): : 3879 - 3882
- [30] MAGNETIC RECORDING DEVICE. [J]. Instruments and Experimental Techniques (English Translation of Pribory I Tekhnika Eksperimenta), 1976, 19 (5 pt 2): : 1433 - 1434