New approach for parallel simulation of VLSI circuits on a transistor level

被引：0
|
作者：
Technical Univ of Munich, Munich, Germany [1 ]
机构：
来源：
IEEE Trans Circuits Syst I Fundam Theor Appl | / 6卷 / 601-613期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A new approach for parallel simulation of VLSI circuits on a transistor level
    Frohlich, N
    Riess, BM
    Wever, UA
    Zheng, QH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (06) : 601 - 613
  • [2] A new approach for partitioning VLSI circuits on transistor level
    Frohlich, N
    Schlagenhaft, R
    Fleischmann, J
    11TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 1997, : 64 - 67
  • [3] A TRANSISTOR LEVEL LINK FOR VHDL SIMULATION OF VLSI CIRCUITS
    NAVABI, Z
    RAZAVI, Z
    SIMULATION, 1995, 64 (03) : 185 - 197
  • [4] Parallel logic simulation of million-gate VLSI circuits
    Zhu, LJ
    Chen, G
    Szymanski, BK
    Tropper, C
    Zhang, T
    MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005, : 521 - 524
  • [5] Parallel Transistor-Level Circuit Simulation
    Keiter, Eric R.
    Thornquist, Heidi K.
    Hoekstra, Robert J.
    Russo, Thomas V.
    Schiek, Richard L.
    Rankin, Eric L.
    SIMULATION AND VERIFICATION OF ELECTRONIC AND BIOLOGICAL SYSTEMS, 2011, : 1 - +
  • [6] System level test generation and fault simulation for VLSI circuits
    Ma, YH
    Sun, YH
    Chen, HY
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 396 - 399
  • [7] A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation
    Thornquist, Heidi K.
    Rajamanickam, Sivasankaran
    HIGH PERFORMANCE COMPUTING FOR COMPUTATIONAL SCIENCE - VECPAR 2014, 2015, 8969 : 102 - 111
  • [8] Advances in Parallel Transistor-Level Circuit Simulation
    Thornquist, Heidi K.
    Keiter, Eric R.
    SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING (SCEE 2010), 2012, 16 : 257 - 265
  • [9] TRANSISTOR-LEVEL ESTIMATION OF WORST-CASE DELAYS IN MOS VLSI CIRCUITS
    DAGENAIS, MR
    GAIOTTI, S
    RUMIN, NC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 384 - 395
  • [10] A parallel genetic approach to the gate sizing problem of VLSI integrated circuits
    Benkhider, S
    Boumghar, F
    Baba-ali, AR
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 169 - 173
12345