Thread scheduling for cache locality

被引：0
|
作者：
Philbin, J. [1 ]
Edler, J. [1 ]
Anshus, O.J. [1 ]
Douglas, C.C. [1 ]
Li, K. [1 ]
机构：
[1] NEC Research Inst, Princeton, NJ, United States
来源：
Computer architecture news | 1996年 / 24卷 / Special Issu期
关键词：
All Open Access; Bronze;
D O I：
10.1145/237090.237151
中图分类号：
学科分类号：
摘要：
Computer programming
引用
收藏
页码：60 / 71
相关论文
共 50 条
  • [31] A thread partitioning algorithm for data locality improvement
    Chernov, A
    Belevantsev, A
    Malikov, O
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2004, 3019 : 278 - 285
  • [32] Thread Data Sharing in Cache: Theory and Measurement
    Luo, Hao
    Li, Pengcheng
    Ding, Chen
    ACM SIGPLAN NOTICES, 2017, 52 (08) : 103 - 115
  • [33] LOCALITY ASPECTS AND CACHE MEMORY UTILITY IN MICROCOMPUTERS
    BURKHARDT, WH
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (01): : 51 - 62
  • [34] Restructuring computations for temporal data cache locality
    Pingali, VK
    McKee, SA
    Hsieh, WC
    Carter, JB
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2003, 31 (04) : 305 - 338
  • [35] Restructuring Computations for Temporal Data Cache Locality
    Venkata K. Pingali
    Sally A. McKee
    Wilson C. Hsieh
    John B. Carter
    International Journal of Parallel Programming, 2003, 31 : 305 - 338
  • [36] Improving cache locality with blocked array layouts
    Athanasaki, E
    Koziris, N
    12TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2004, : 308 - 317
  • [37] Exploiting Cache Locality to Speedup Register Clustering
    Fontana, Tiago Augusto
    Almeida, Sheiny
    Netto, Renan
    Livramento, Vinicius
    Laercio Pilla, Chrystian Guth
    Guntzel, Jose Luis
    2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, 2017, : 191 - 197
  • [38] A method to estimate locality in the output of a cache level
    Alakarhu, J
    Niittylahti, J
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1439 - 1442
  • [39] Well-structured futures and cache locality
    Herlihy M.
    Liu Z.
    1600, Association for Computing Machinery, 2 Penn Plaza, Suite 701, New York, NY 10121-0701, United States (02):
  • [40] Well-Structured Futures and Cache Locality
    Herlihy, Maurice
    Liu, Zhiyu
    ACM SIGPLAN NOTICES, 2014, 49 (08) : 155 - 166
12345