All-digital reverse modulation architecture based carrier recovery implementation for GMSK and compatible FQPSK

被引：0
|
作者：
Univ of California at Davis, Davis, United States [1 ]
机构：
来源：
IEEE Trans Broadcast | / 1卷 / 55-62期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 48 条
  • [21] The Implementation of a New All-Digital Phase-Locked Loop on an FPGA and its Testing in a Complete Wireless Transceiver Architecture
    Tarar, Munir Ahmad
    Sun, Ji
    Sampson, Adam
    Wilcox, Ryan
    Chen, Zhizhang
    2009 7TH ANNUAL COMMUNICATION NETWORKS AND SERVICES RESEARCH CONFERENCE, 2009, : 238 - +
  • [22] Parallel implementation of all-digital timing recovery for high-speed and real-time optical coherent receivers
    Zhou, Xian
    Chen, Xue
    OPTICS EXPRESS, 2011, 19 (10): : 9282 - 9295
  • [23] Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture
    Assaad, Maher
    Alser, Mohammed H.
    VLSI DESIGN, 2012,
  • [24] An all-digital RF transmitter architecture based on jitter-enhanced PWM for flexible frequency applications
    Long, Biao
    Chen, Wei
    Hu, Zhuhua
    Bai, Yong
    Liu, Dake
    Liu, Han
    SCIENTIFIC REPORTS, 2025, 15 (01):
  • [25] Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit
    Singh, Arvind
    Kar, Monodeep
    Chawla, Nikhil
    Mukhopadhyay, Saibal
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 19 - 24
  • [26] Theoretical Bounds on Time-Domain Resolution of Multilevel Carrier-Based Digital PWM Signals Used in All-Digital Transmitters
    Tanovic, Omer
    Ma, Rui
    Teo, Koon Hoo
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1146 - 1149
  • [27] ANALYSIS OF AN ALL-DIGITAL MAXIMUM-LIKELIHOOD CARRIER PHASE AND CLOCK TIMING SYNCHRONIZER FOR 8 PHASE-SHIFT KEYING MODULATION
    DEGAUDENZI, R
    VANGHI, V
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (2-4) : 773 - 782
  • [28] A Novel All-Digital Calibration Method for Timing Mismatch in Time-Interleaved ADC Based on Modulation Matrix
    Liu, Sujuan
    Zhao, Lin
    Li, Shibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2955 - 2967
  • [29] Capacitor-Less Dual-Mode All-Digital LDO With ΔΣ-Modulation-Based Ripple Reduction
    Akram, Muhammad Abrar
    Hong, Wook
    Ha, Sohmyung
    Hwang, In-Chul
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (05) : 1620 - 1624
  • [30] All-digital modulation module for power-line communication based on TMS320C5402
    Zheng, Yingqiang
    Zhang, Zhenren
    Dianli Xitong Zidonghua/Automation of Electric Power Systems, 2004, 28 (09): : 62 - 65
12345