Spyder: a SURE (SUperscalar and REconfigurable) processor

被引：0
|
作者：
Swiss Federal Inst of Technology, Lausanne, Switzerland [1 ]
机构：
来源：
J Supercomput | / 3卷 / 231-252期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Supercomputers
引用
收藏
相关论文
共 50 条
  • [21] A framework for statistical modeling of superscalar processor performance
    Noonburg, DB
    Shen, JP
    THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 298 - 309
  • [22] Performance of the PN superscalar processor as estimated by simulation
    Arita, Takaya
    Ito, Hiroaki
    Sowa, Masahiro
    Systems and Computers in Japan, 1992, 23 (14) : 24 - 34
  • [23] The ultrascalar processor - An asymptotically scalable superscalar microarchitecture
    Henry, DS
    Kuszmaul, BC
    Viswanath, V
    20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 256 - 273
  • [24] A first-order superscalar processor model
    Karkhanis, TS
    Smith, JE
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 338 - 349
  • [25] Embedding a superscalar processor onto a chip multiprocessor
    Wu, CC
    MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (04) : 147 - 156
  • [26] The design of a module scheduler for a superscalar RISC processor
    Tirumalai, P
    Beylin, B
    Subramanian, K
    PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 97 - 109
  • [27] Reconfigurable functional units for scientific superscalar processors
    Evans, Jonathon
    Rupnow, Kyle
    Compton, Katherine
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 73 - 80
  • [28] Handling 16 instructions per cycle in a superscalar processor
    Goossens, B
    FUTURE GENERATION COMPUTER SYSTEMS, 2001, 17 (06) : 699 - 709
  • [29] Modeling Superscalar Processor Memory-Level Parallelism
    Van den Steen, Sam
    Eeckhout, Lieven
    IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (01) : 9 - 12
  • [30] An efficient FFT a algorithm for superscalar and VLIW processor architectures
    Basoglu, C
    Lee, W
    Kim, Y
    REAL-TIME IMAGING, 1997, 3 (06) : 441 - 453
12345