Design-for-test methodologies and tools for ASIC design

被引:0
|
作者
Strickland, Terry [1 ]
机构
[1] Compass Design Automation, San Jose, United States
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [11] A framework for distributed and hierarchical design-for-test
    Ravikumar, CP
    Dandamudi, R
    Devanathan, VR
    Haldar, N
    Kiran, K
    Kumar, PSV
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 497 - 503
  • [12] Behavior-preserving transformations for design-for-test
    Voeten, JPM
    Vranken, HPE
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 193 - 201
  • [13] Design-for-test of asynchronous Networks-On-Chip
    Tran, Xuan-Tu
    Beroulle, Vincent
    Durupt, Jean
    Robach, Chantal
    Bertrand, Francois
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 163 - +
  • [14] Design-for-test in a multiple substrate multichip module
    Jorgenson, JA
    Wagner, RJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 97 - 108
  • [15] From design-for-test to design-for-debug-and-test: Analysis of requirements and limitations for 1149.1
    Alves, GR
    Ferreira, JMM
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 473 - 480
  • [16] EDA tools & design methodologies
    Computer Design, 1998, 37 (08):
  • [17] Design methodologies and CAD tools
    Piguet, C., 1600, (10):
  • [18] EDA tools & design methodologies
    Comput Des, 6 (84):
  • [19] DESIGN METHODOLOGIES AND CAD TOOLS
    PIGUET, C
    DIJKSTRA, E
    INTEGRATION-THE VLSI JOURNAL, 1991, 10 (03) : 219 - 250
  • [20] Design-for-test in a multiple substrate multichip module
    Jorgenson, Joel A.
    Wagner, Russell J.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1997, 10 (1-2): : 97 - 108