共 50 条
- [11] A framework for distributed and hierarchical design-for-test 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 497 - 503
- [12] Behavior-preserving transformations for design-for-test PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 193 - 201
- [13] Design-for-test of asynchronous Networks-On-Chip PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 163 - +
- [14] Design-for-test in a multiple substrate multichip module JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 97 - 108
- [15] From design-for-test to design-for-debug-and-test: Analysis of requirements and limitations for 1149.1 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 473 - 480
- [20] Design-for-test in a multiple substrate multichip module Journal of Electronic Testing: Theory and Applications (JETTA), 1997, 10 (1-2): : 97 - 108