Advanced LSI packaging technologies

被引：0
|
作者：
Hiraiwa, Katsuro
Minamizawa, Masaharu
机构：
来源：
Fujitsu Scientific and Technical Journal | 2000年 / 36卷 / 01期
关键词：
Chip size scale package - Mobile device - Polyimide substrate;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：99 / 107
相关论文
共 50 条
  • [31] Scale Up Of Advanced Packaging And System Integration For Hybrid Technologies
    Selim, Ramsey
    Hoofman, Romano
    Labie, Riet
    Sandeep, Veda
    Drischel, Thomas
    Torki, Kholdoun
    [J]. 2021 SMART SYSTEMS INTEGRATION (SSI), 2021,
  • [32] Low Cost TSV Integration for Advanced Packaging Technologies.
    Morikawa, Yasuhiro
    Murayama, Takahide
    Sakuishi, Toshiyuki
    Tanaka, Ai
    Nakamuta, Yuu
    Suu, Koukou
    [J]. 2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [33] RDL: an integral part of today's advanced packaging technologies
    Garrou, Philip
    Huffman, Alan
    [J]. SOLID STATE TECHNOLOGY, 2011, 54 (05) : 18 - 20
  • [34] Multi-die Integration Using Advanced Packaging Technologies
    Lee, Hyung-Jin
    Mahajan, Ravi
    Sheikh, Farhana
    Nagisetty, Ramune
    Deo, Manish
    [J]. 2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [35] Development of GaAs LSI packaging technology
    Moriyama, Yutaka
    Goto, Noboru
    Fujihira, Mitsuaki
    Miki, Atsushi
    Nishiguchi, Masanori
    Nishizawa, Hideaki
    [J]. Sumitomo Electric Technical Review, 1992, (34):
  • [36] LSI PACKAGING TECHNOLOGY FOR MAINFRAME COMPUTERS
    TAKEDA, K
    HARADA, M
    FUJITA, T
    INOUE, T
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (08): : 2337 - 2343
  • [37] LSI PACKAGING THAT PASSES PIND TEST
    DALPORTO, JF
    LOESCHER, DH
    OLSON, HC
    PLUNKETT, PV
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1981, 4 (04): : 471 - 475
  • [38] LATEST ADVANCES IN MOS/LSI PACKAGING
    NIXEN, D
    [J]. AMERICAN CERAMIC SOCIETY BULLETIN, 1971, 50 (09): : 805 - &
  • [39] Ultra-thin high-density LSI packaging substrate for advanced CSPs and SiPs
    Shimoto, T
    Baba, K
    Matsui, K
    Tsukano, J
    Maeda, T
    Yachi, K
    [J]. MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 567 - 574
  • [40] Advanced Opportunity Cost Analysis of 3D Packaging Technologies
    Bauer, Charles E.
    Neuhaus, Herbert J.
    [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 338 - +
12345