Floorplanning using a tree representation: A summary

被引：3
|
作者：
Takahashi, T. [1 ,5 ]
Guo, P.N. [2 ]
Cheng, C.K. [3 ,6 ]
Yoshimura, T. [4 ,7 ]
机构：
[1] Niigata University, Niigata, Japan
[2] Mentor Graphics Corporation, San Jose, CA
[3] University of California, San Diego, CA
[4] Waseda University, Kitakyushu, Japan
[5] Grad. Sch. of Science and Technology, Niigata University, Niigata, Japan
[6] Comp. Sci./Engineering Department
[7] Grad. Sch., of Info., Prod./Systems, Electronics Research Laboratory, University of California, Berkeley
来源：
IEEE Circuits and Systems Magazine | 2003年 / 3卷 / 02期
关键词：
The authors appreciate the support of A. Takahashi (Tokyo Institute of Technology; Japan) and Y. Kaji-tani(The University of Kitakyushu; Japan) for clarifying the independence of the tree representation invention for compact block placement by two groups in the author list;
D O I：
10.1109/MCAS.2003.1242834
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：26 / 29
相关论文
共 50 条
  • [1] Floorplanning using a tree representation
    Guo, PN
    Takahashi, T
    Cheng, CK
    Yoshimura, T
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (02) : 281 - 289
  • [2] Hybrid Algorithm for Floorplanning Using B*-tree Representation
    Mao, Fubing
    Xu, Ning
    Ma, Yuchun
    2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 3, PROCEEDINGS, 2009, : 228 - +
  • [3] A genetic algorithm for VLSI floorplanning using O-tree representation
    Tang, ML
    Sebastian, A
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 215 - 224
  • [4] Performance Driven VLSI Floorplanning with B*Tree Representation Using Differential Evolutionary Algorithm
    Rani, D. Gracia Nirmala
    Rajaram, S.
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 445 - 456
  • [5] Temporal floorplanning using the T-tree formulation
    Yuh, PH
    Yang, CL
    Chang, YW
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 300 - 305
  • [6] SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems
    Lin, Jai-Ming
    Hung, Zhi-Xiong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (03) : 473 - 484
  • [7] Floorplanning with clock tree estimation
    Lee, CH
    Su, CH
    Huang, SB
    Lin, CY
    Hsieh, TM
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6244 - 6247
  • [8] T-Trees: A Tree-Based Representation for Temporal and Three-Dimensional Floorplanning
    Yuh, Ping-Hung
    Yang, Chia-Lin
    Chang, Yao-Wen
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (04)
  • [9] An Enhanced Memetic Algorithm using SKB tree representation for fixed-outline and temperature driven non-slicing floorplanning
    Shanthi, J.
    Rani, D. Gracia Nirmala
    Rajaram, S.
    INTEGRATION-THE VLSI JOURNAL, 2022, 86 : 84 - 97
  • [10] VLSI floorplanning with boundary constraints using corner block list representation
    Ma, YC
    Hong, XL
    Dong, SQ
    Cai, YC
    Cheng, CK
    Gu, J
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2697 - 2704
12345