共 25 条
- [1] INTEL UPGRADES CONTROLLER WITH SPEED AND ON-CHIP MEMORY [J]. ELECTRONICS-US, 1992, 65 (06): : 5 - 5
- [3] Fast chip synchronization in high speed burst communication system [J]. Xi'an Dianzi Keji Daxue Xuebao, 3 (318-321):
- [4] Upcoming Pentium IIs from Intel will access Level 2 cache at full CPU speed [J]. InfoWorld, 1997, 19 (33):
- [7] Online burst detection over high speed short text streams [J]. COMPUTATIONAL SCIENCE - ICCS 2007, PT 3, PROCEEDINGS, 2007, 4489 : 717 - +
- [8] Innovative integration concept for low speed CAN applications - the SYSTEM BASIS CHIP [J]. ELECTRONIC SYSTEMS FOR VEHICLES, 1998, 1415 : 757 - 782
- [9] Innovative integration concept for low speed CAN applications - The system basis chip [J]. VDI Berichte, 2003, (1789): : 1437 - 1462
- [10] On the pacing technique for high speed TCP over optical burst switching networks [J]. 8th International Conference on Advanced Communication Technology, Vols 1-3: TOWARD THE ERA OF UBIQUITOUS NETWORKS AND SOCIETIES, 2006, : U1421 - U1424