Innovative integration concept for low speed CAN applications - The system basis chip

被引：0
|
作者：
Minuth, J.
Setzer, J.
机构：
来源：
VDI Berichte | 2003年 / 1789期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Vehicles
引用
收藏
页码：1437 / 1462
相关论文
共 50 条
  • [1] Innovative integration concept for low speed CAN applications - the SYSTEM BASIS CHIP
    Minuth, J
    Setzer, J
    [J]. ELECTRONIC SYSTEMS FOR VEHICLES, 1998, 1415 : 757 - 782
  • [2] INNOVATIVE SYSTEM ON CHIP PLATFORM FOR SMART GRIDS AND INTERNET OF ENERGY APPLICATIONS
    Moscatelli, Alessandro
    [J]. 2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [3] A low power and high speed viterbi decoder chip for WLAN applications
    Lin, CC
    Wu, CC
    Lee, CY
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 723 - 726
  • [4] Integration design of chip and package for cost-effective high-speed applications
    Chen, Nansen
    Lin, Hongchin
    Chen, Nan-Cheng
    Wu, Roger
    Chou, Tomson
    Chien, Herbie
    [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 621 - 624
  • [5] Low Power Chip & System Design for Biomedical Applications
    Otis, Brian
    [J]. 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [6] A low-power, radiation-hardened, CAN-interface for system-on-chip space applications
    Pouiklis, Georgios
    Kottaras, George
    Psomoulis, Athanasios
    Sarris, Emmanuel
    Stamatopoulos, Nikolaos
    [J]. CEAS SPACE JOURNAL, 2012, 3 (3-4) : 89 - 100
  • [7] CAN CONVENTIONAL VANE MOTORS BE USED FOR LOW-SPEED APPLICATIONS
    SZABO, M
    [J]. HYDRAULICS & PNEUMATICS, 1976, 29 (09): : 82 - &
  • [8] An innovative dependable reluctance motor for high-torque low-speed applications
    Bolognesi, P.
    Bruno, O.
    Sani, L.
    Taponecco, L.
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION, VOLS 1-3, 2006, : 72 - +
  • [9] Innovative concept for high-speed I/O processor dedicated to engine control system
    Aussedat, F.
    Maurel, G.
    [J]. Proceedings of the Institution of Mechanical Engineers (London), 1989,
  • [10] Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications
    Moorthi, S.
    Meganathan, D.
    Janarthanan, D.
    Kumar, P. Praveen
    Perinbam, J. Raja Paul
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2009, 96 (11) : 1183 - 1189
12345