EFFECTS OF SUBSTRATE RESISTANCE ON CMOS LATCHUP HOLDING VOLTAGES.

被引：0
|
作者：
Gupta, Rajesh K. [1 ]
Sakai, Isami [1 ]
Hu, Chenming [1 ]
机构：
[1] Univ of California, Berkeley, CA,, USA, Univ of California, Berkeley, CA, USA
来源：
IEEE Transactions on Electron Devices | 1987年 / ED-34卷 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
相关论文
共 50 条
  • [21] THE EFFECT OF LAYOUT, SUBSTRATE WELL BIASES, AND TRIGGERING SOURCE LOCATION ON LATCHUP TRIGGERING CURRENTS IN BULK CMOS CIRCUITS
    YANG, YH
    WU, CY
    SOLID-STATE ELECTRONICS, 1989, 32 (04) : 269 - 279
  • [22] DRAMATIC INCREASES IN LATCHUP HOLDING VOLTAGE FOR SUB-0.5 MU-M CMOS USING SHALLOW S/D JUNCTIONS
    LUTZE, J
    VENKATESAN, S
    POON, S
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (11) : 443 - 445
  • [23] Steric effects in the dynamics of electrolytes at large applied voltages. II. Modified Poisson-Nernst-Planck equations
    Kilic, Mustafa Sabri
    Bazant, Martin Z.
    Ajdari, Armand
    PHYSICAL REVIEW E, 2007, 75 (02):
  • [24] Modeling and optimization of substrate resistance for RF-CMOS
    Chang, RT
    Yang, MT
    Ho, PPC
    Wang, YJ
    Chia, YT
    Liew, BK
    Yue, CP
    Wong, SS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) : 421 - 426
  • [25] EFFECTS OF GAMMA-RADIATION ON THRESHOLD VOLTAGES OF TRENCH ISOLATED CMOS
    MEDHURST, PL
    FOSTER, DJ
    ELECTRONICS LETTERS, 1989, 25 (17) : 1155 - 1156
  • [26] EFFECT OF WELL AND SUBSTRATE PARAMETERS ON THE LATCHUP DEGRADATION OF CMOS STRUCTURES DURING E-BEAM VOLTAGE CONTRAST MEASUREMENTS
    ROCHE, FM
    BOCUS, SD
    GIRARD, P
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 113 - 116
  • [27] A STRUCTURE-ORIENTED MODEL FOR DETERMINING THE SUBSTRATE SPREADING RESISTANCE IN BULK CMOS LATCH-UP PATHS AND ITS APPLICATION IN HOLDING CURRENT PREDICTION
    CHEN, MJ
    WU, CY
    SOLID-STATE ELECTRONICS, 1985, 28 (09) : 855 - 866
  • [28] Effects of Substrate Bias Voltages on the Erosion Wear Resistance of TiN Coatings Deposited by Pulsed Filtered Vacuum Cathode Arc Deposition
    Wu, Fengfang
    Deng, Jianxin
    Yan, Pei
    ADVANCES IN MATERIALS PROCESSING IX, 2010, 443 : 481 - 486
  • [29] Modeling of substrate noise effects in dynamic CMOS circuits
    Gosavi, Sagar. R.
    Al-Assadi, Waleed K.
    Burugapalli, Sasikiran
    2008 IEEE REGION 5 CONFERENCE, 2008, : 54 - 59
  • [30] Design procedure for fully integrated 900 MHz medium power amplifiers in 0.6 μm CMOS technology on latchup resistant EPI-substrate
    Baureis, P
    Peter, M
    Hein, H
    Oehler, F
    2001 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2001, : 142 - 148
12345