共 50 条
- [22] Scheduling and allocation of single-chip multiprocessors for multimedia SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 97 - 106
- [24] MULTIMEDIA VIDEO PROCESSOR TO NOT MULTIPROCESSING ON A SINGLE-CHIP ELECTRONIC PRODUCTS MAGAZINE, 1994, 36 (11): : 17 - 18
- [27] Power-Efficient LDPC Code Decoder Architecture ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 359 - 362
- [28] Power-efficient layered turbo decoder processor DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 246 - 251
- [30] An Efficient Viterbi Decoder for Digital Mobile Multimedia Broadcasting Receiver WKDD: 2009 SECOND INTERNATIONAL WORKSHOP ON KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2009, : 339 - +